All of lore.kernel.org
 help / color / mirror / Atom feed
From: Chester Lin <clin@suse.com>
To: Matthias Brugger <mbrugger@suse.com>
Cc: "Krzysztof Kozlowski" <krzysztof.kozlowski@linaro.org>,
	"Andreas Färber" <afaerber@suse.de>,
	"NXP S32 Linux Team" <s32@nxp.com>,
	"Shawn Guo" <shawnguo@kernel.org>,
	"Sascha Hauer" <s.hauer@pengutronix.de>,
	"Pengutronix Kernel Team" <kernel@pengutronix.de>,
	"Fabio Estevam" <festevam@gmail.com>,
	"NXP Linux Team" <linux-imx@nxp.com>,
	"Rob Herring" <robh+dt@kernel.org>,
	"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH] arm64: dts: s32: add missing cache properties
Date: Tue, 25 Apr 2023 15:46:14 +0800	[thread overview]
Message-ID: <ZEeFRpfL9TTYF1Ow@linux-8mug> (raw)
In-Reply-To: <aa3c1fda-553b-fa71-21dc-41d1244007a4@suse.com>

On Mon, Apr 24, 2023 at 12:37:34PM +0200, Matthias Brugger wrote:
> 
> 
> On 22/04/2023 00:32, Krzysztof Kozlowski wrote:
> > As all level 2 and level 3 caches are unified, add required
> > cache-unified properties to fix warnings like:
> > 
> >    s32g274a-evb.dtb: l2-cache1: 'cache-unified' is a required property
> > 
> > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
> 
> Reviewed-by: Matthias Brugger <mbrugger@suse.com>
> 
> > 
> > ---
> > 
> > Please take the patch via sub-arch SoC tree.
> > ---
> >   arch/arm64/boot/dts/freescale/s32g2.dtsi   | 2 ++
> >   arch/arm64/boot/dts/freescale/s32v234.dtsi | 2 ++
> >   2 files changed, 4 insertions(+)
> > 
> > diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > index d8c82da88ca0..5ac1cc9ff50e 100644
> > --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > @@ -53,11 +53,13 @@ cpu3: cpu@101 {
> >   		cluster0_l2: l2-cache0 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   		cluster1_l2: l2-cache1 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   	};
> > diff --git a/arch/arm64/boot/dts/freescale/s32v234.dtsi b/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > index 3e306218d533..42409ec56792 100644
> > --- a/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > @@ -62,11 +62,13 @@ cpu3: cpu@101 {
> >   		cluster0_l2_cache: l2-cache0 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   		cluster1_l2_cache: l2-cache1 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   	};

Applied to https://github.com/chesterlintw/linux-s32g/tree/s32g2/next

Thanks,
Chester

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Chester Lin <clin@suse.com>
To: Matthias Brugger <mbrugger@suse.com>
Cc: "Krzysztof Kozlowski" <krzysztof.kozlowski@linaro.org>,
	"Andreas Färber" <afaerber@suse.de>,
	"NXP S32 Linux Team" <s32@nxp.com>,
	"Shawn Guo" <shawnguo@kernel.org>,
	"Sascha Hauer" <s.hauer@pengutronix.de>,
	"Pengutronix Kernel Team" <kernel@pengutronix.de>,
	"Fabio Estevam" <festevam@gmail.com>,
	"NXP Linux Team" <linux-imx@nxp.com>,
	"Rob Herring" <robh+dt@kernel.org>,
	"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>,
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH] arm64: dts: s32: add missing cache properties
Date: Tue, 25 Apr 2023 15:46:14 +0800	[thread overview]
Message-ID: <ZEeFRpfL9TTYF1Ow@linux-8mug> (raw)
In-Reply-To: <aa3c1fda-553b-fa71-21dc-41d1244007a4@suse.com>

On Mon, Apr 24, 2023 at 12:37:34PM +0200, Matthias Brugger wrote:
> 
> 
> On 22/04/2023 00:32, Krzysztof Kozlowski wrote:
> > As all level 2 and level 3 caches are unified, add required
> > cache-unified properties to fix warnings like:
> > 
> >    s32g274a-evb.dtb: l2-cache1: 'cache-unified' is a required property
> > 
> > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
> 
> Reviewed-by: Matthias Brugger <mbrugger@suse.com>
> 
> > 
> > ---
> > 
> > Please take the patch via sub-arch SoC tree.
> > ---
> >   arch/arm64/boot/dts/freescale/s32g2.dtsi   | 2 ++
> >   arch/arm64/boot/dts/freescale/s32v234.dtsi | 2 ++
> >   2 files changed, 4 insertions(+)
> > 
> > diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > index d8c82da88ca0..5ac1cc9ff50e 100644
> > --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi
> > @@ -53,11 +53,13 @@ cpu3: cpu@101 {
> >   		cluster0_l2: l2-cache0 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   		cluster1_l2: l2-cache1 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   	};
> > diff --git a/arch/arm64/boot/dts/freescale/s32v234.dtsi b/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > index 3e306218d533..42409ec56792 100644
> > --- a/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > +++ b/arch/arm64/boot/dts/freescale/s32v234.dtsi
> > @@ -62,11 +62,13 @@ cpu3: cpu@101 {
> >   		cluster0_l2_cache: l2-cache0 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   		cluster1_l2_cache: l2-cache1 {
> >   			compatible = "cache";
> >   			cache-level = <2>;
> > +			cache-unified;
> >   		};
> >   	};

Applied to https://github.com/chesterlintw/linux-s32g/tree/s32g2/next

Thanks,
Chester

  reply	other threads:[~2023-04-25  7:47 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-04-21 22:32 [PATCH] arm64: dts: s32: add missing cache properties Krzysztof Kozlowski
2023-04-21 22:32 ` Krzysztof Kozlowski
2023-04-24 10:37 ` Matthias Brugger
2023-04-24 10:37   ` Matthias Brugger
2023-04-25  7:46   ` Chester Lin [this message]
2023-04-25  7:46     ` Chester Lin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZEeFRpfL9TTYF1Ow@linux-8mug \
    --to=clin@suse.com \
    --cc=afaerber@suse.de \
    --cc=devicetree@vger.kernel.org \
    --cc=festevam@gmail.com \
    --cc=kernel@pengutronix.de \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=krzysztof.kozlowski@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-imx@nxp.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mbrugger@suse.com \
    --cc=robh+dt@kernel.org \
    --cc=s.hauer@pengutronix.de \
    --cc=s32@nxp.com \
    --cc=shawnguo@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.