From: "Lisovskiy, Stanislav" <stanislav.lisovskiy@intel.com>
To: George D Sworo <george.d.sworo@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH] drm/i915: clear the QGV mask set by GOP while booting
Date: Thu, 4 Jan 2024 10:21:42 +0200 [thread overview]
Message-ID: <ZZZqlmh4AyDGnKFs@intel.com> (raw)
In-Reply-To: <20240104025745.429056-1-george.d.sworo@intel.com>
On Wed, Jan 03, 2024 at 06:57:45PM -0800, George D Sworo wrote:
> From: George D Sworo <george.d.sworo@intel.com>
>
> GOP driver in the firmware is masking the QGV points except the one
> which can
> provide high Bandwidth required for panel.
>
> On boot to the OS the mask is already set, and is not cleared anywhere
> in the i915 driver
> even though sagv is enabled. This means Pcode is unable to switch to
> other QGV work points
> except the one enabled by default in the GOP driver at boot time.
>
> This change resets the mask, when i915 driver is finding the QGV
> points at the boot time. So that Pcode can switch to QGV work points
> based
> on the Workloads.
>
> Signed-off-by: George D Sworo <george.d.sworo@intel.com>
Hi,
We already have a case similar to this, you might want to check this out:
https://patchwork.freedesktop.org/series/126962/
Stan
> ---
> drivers/gpu/drm/i915/display/intel_bw.c | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_bw.c b/drivers/gpu/drm/i915/display/intel_bw.c
> index bef96db62c80..e2576c0fb729 100644
> --- a/drivers/gpu/drm/i915/display/intel_bw.c
> +++ b/drivers/gpu/drm/i915/display/intel_bw.c
> @@ -212,6 +212,7 @@ static int icl_get_qgv_points(struct drm_i915_private *dev_priv,
> bool is_y_tile)
> {
> const struct dram_info *dram_info = &dev_priv->dram_info;
> + u32 val = 0x00, val2 = 0;
> int i, ret;
>
> qi->num_points = dram_info->num_qgv_points;
> @@ -311,6 +312,11 @@ static int icl_get_qgv_points(struct drm_i915_private *dev_priv,
> i, qi->psf_points[i].clk);
> }
>
> + /* clear the QGV points mask set by the GOP driver while booting */
> + ret = snb_pcode_read(&dev_priv->uncore, ICL_PCODE_SAGV_DE_MEM_SS_CONFIG, &val, &val2);
> + if (ret)
> + return ret;
> +
> return 0;
> }
>
> --
> 2.34.1
>
next prev parent reply other threads:[~2024-01-04 8:21 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-04 2:57 [PATCH] drm/i915: clear the QGV mask set by GOP while booting George D Sworo
2024-01-04 8:13 ` Lisovskiy, Stanislav
2024-01-04 15:57 ` Sworo, George D
2024-01-04 8:21 ` Lisovskiy, Stanislav [this message]
2024-01-08 15:06 ` ✗ Fi.CI.BAT: failure for drm/i915: clear the QGV mask set by GOP while booting (rev2) Patchwork
-- strict thread matches above, loose matches on Subject: below --
2024-01-04 19:04 [PATCH] drm/i915: clear the QGV mask set by GOP while booting george.d.sworo
2024-01-05 0:37 ` Sworo, George D
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZZZqlmh4AyDGnKFs@intel.com \
--to=stanislav.lisovskiy@intel.com \
--cc=george.d.sworo@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.