From: Frank Li <Frank.li@nxp.com>
To: Alexander Stein <alexander.stein@ew.tq-group.com>
Cc: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
NXP Linux Team <linux-imx@nxp.com>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/1] arm64: dts: imx8qxp: add GPU nodes
Date: Mon, 29 Jan 2024 12:11:05 -0500 [thread overview]
Message-ID: <ZbfcKexVB0ThCJEO@lizhi-Precision-Tower-5810> (raw)
In-Reply-To: <20231218142312.3175828-1-alexander.stein@ew.tq-group.com>
On Mon, Dec 18, 2023 at 03:23:12PM +0100, Alexander Stein wrote:
> Add the DT node for the GPU core found on the i.MX8QXP.
>
> etnaviv-gpu 53100000.gpu: model: GC7000, revision: 6214
> [drm] Initialized etnaviv 1.3.0 20151214 for etnaviv on minor 0
>
> Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
> ---
> Based on downstream commit [1]. I am not aware if additional
> modifications are necessary in etnaviv driver though. The revision
> number is slightly different to the one from imx8mp:
> etnaviv-gpu 38000000.gpu: model: GC7000, revision: 6204
>
> [1] https://github.com/Freescale/linux-fslc/commit/d0964b3f9afd8a75aca73921fdb0c128cc46c4fe
>
> .../boot/dts/freescale/imx8-ss-gpu0.dtsi | 27 +++++++++++++++++++
> arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 1 +
> 2 files changed, 28 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
> new file mode 100644
> index 000000000000..9b8a44aa63d6
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
> @@ -0,0 +1,27 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + * Dong Aisheng <aisheng.dong@nxp.com>
> + */
> +
> +#include <dt-bindings/firmware/imx/rsrc.h>
> +
> +gpu0_subsys: bus@53000000 {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0x53000000 0x0 0x53000000 0x1000000>;
> +
> + gpu_3d0: gpu@53100000 {
> + compatible = "vivante,gc";
> + reg = <0x53100000 0x40000>;
> + interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_PER>,
> + <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_MISC>;
> + clock-names = "core", "shader";
> + assigned-clocks = <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_PER>,
> + <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_MISC>;
> + assigned-clock-rates = <700000000>, <850000000>;
> + power-domains = <&pd IMX_SC_R_GPU_0_PID0>;
> + };
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> index fdbb4242b157..10e16d84c0c3 100644
> --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> @@ -317,6 +317,7 @@ map0 {
> /* sorted in register address */
> #include "imx8-ss-img.dtsi"
> #include "imx8-ss-vpu.dtsi"
> + #include "imx8-ss-gpu0.dtsi"
> #include "imx8-ss-adma.dtsi"
> #include "imx8-ss-conn.dtsi"
> #include "imx8-ss-ddr.dtsi"
> --
> 2.34.1
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Frank Li <Frank.li@nxp.com>
To: Alexander Stein <alexander.stein@ew.tq-group.com>
Cc: Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
Shawn Guo <shawnguo@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Fabio Estevam <festevam@gmail.com>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
NXP Linux Team <linux-imx@nxp.com>,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/1] arm64: dts: imx8qxp: add GPU nodes
Date: Mon, 29 Jan 2024 12:11:05 -0500 [thread overview]
Message-ID: <ZbfcKexVB0ThCJEO@lizhi-Precision-Tower-5810> (raw)
In-Reply-To: <20231218142312.3175828-1-alexander.stein@ew.tq-group.com>
On Mon, Dec 18, 2023 at 03:23:12PM +0100, Alexander Stein wrote:
> Add the DT node for the GPU core found on the i.MX8QXP.
>
> etnaviv-gpu 53100000.gpu: model: GC7000, revision: 6214
> [drm] Initialized etnaviv 1.3.0 20151214 for etnaviv on minor 0
>
> Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
> ---
> Based on downstream commit [1]. I am not aware if additional
> modifications are necessary in etnaviv driver though. The revision
> number is slightly different to the one from imx8mp:
> etnaviv-gpu 38000000.gpu: model: GC7000, revision: 6204
>
> [1] https://github.com/Freescale/linux-fslc/commit/d0964b3f9afd8a75aca73921fdb0c128cc46c4fe
>
> .../boot/dts/freescale/imx8-ss-gpu0.dtsi | 27 +++++++++++++++++++
> arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 1 +
> 2 files changed, 28 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
> new file mode 100644
> index 000000000000..9b8a44aa63d6
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
> @@ -0,0 +1,27 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + * Dong Aisheng <aisheng.dong@nxp.com>
> + */
> +
> +#include <dt-bindings/firmware/imx/rsrc.h>
> +
> +gpu0_subsys: bus@53000000 {
> + compatible = "simple-bus";
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0x53000000 0x0 0x53000000 0x1000000>;
> +
> + gpu_3d0: gpu@53100000 {
> + compatible = "vivante,gc";
> + reg = <0x53100000 0x40000>;
> + interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_PER>,
> + <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_MISC>;
> + clock-names = "core", "shader";
> + assigned-clocks = <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_PER>,
> + <&clk IMX_SC_R_GPU_0_PID0 IMX_SC_PM_CLK_MISC>;
> + assigned-clock-rates = <700000000>, <850000000>;
> + power-domains = <&pd IMX_SC_R_GPU_0_PID0>;
> + };
> +};
> diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> index fdbb4242b157..10e16d84c0c3 100644
> --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
> @@ -317,6 +317,7 @@ map0 {
> /* sorted in register address */
> #include "imx8-ss-img.dtsi"
> #include "imx8-ss-vpu.dtsi"
> + #include "imx8-ss-gpu0.dtsi"
> #include "imx8-ss-adma.dtsi"
> #include "imx8-ss-conn.dtsi"
> #include "imx8-ss-ddr.dtsi"
> --
> 2.34.1
>
next prev parent reply other threads:[~2024-01-29 17:11 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-18 14:23 [PATCH 1/1] arm64: dts: imx8qxp: add GPU nodes Alexander Stein
2023-12-18 14:23 ` Alexander Stein
2024-01-29 17:11 ` Frank Li [this message]
2024-01-29 17:11 ` Frank Li
2024-02-01 10:09 ` Shawn Guo
2024-02-01 10:09 ` Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZbfcKexVB0ThCJEO@lizhi-Precision-Tower-5810 \
--to=frank.li@nxp.com \
--cc=alexander.stein@ew.tq-group.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=kernel@pengutronix.de \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-imx@nxp.com \
--cc=robh+dt@kernel.org \
--cc=s.hauer@pengutronix.de \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.