From: Catalin Marinas <catalin.marinas@arm.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Will Deacon <will@kernel.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [GIT PULL] arm64 fixes for 6.9-rc5
Date: Fri, 19 Apr 2024 18:51:03 +0100 [thread overview]
Message-ID: <ZiKvB7Pp62tFAoBP@arm.com> (raw)
Hi Linus,
Please pull the arm64 fixes below. Thanks.
The following changes since commit e3ba51ab24fddef79fc212f9840de54db8fd1685:
arm64: tlb: Fix TLBI RANGE operand (2024-04-10 18:22:28 +0100)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux tags/arm64-fixes
for you to fetch changes up to 50449ca66cc5a8cbc64749cf4b9f3d3fc5f4b457:
arm64: hibernate: Fix level3 translation fault in swsusp_save() (2024-04-19 16:33:00 +0100)
----------------------------------------------------------------
arm64 fixes:
- Fix a kernel fault during page table walking in huge_pte_alloc() with
PTABLE_LEVELS=5 due to using p4d_offset() instead of p4d_alloc()
- head.S fix and cleanup to disable the MMU before toggling the
HCR_EL2.E2H bit when entering the kernel with the MMU on from the EFI
stub. Changing this bit (currently from VHE to nVHE) causes some
system registers as well as page table descriptors to be interpreted
differently, potentially resulting in spurious MMU faults
- Fix translation fault in swsusp_save() accessing MEMBLOCK_NOMAP memory
ranges due to kernel_page_present() returning true in most
configurations other than rodata_full == true,
CONFIG_DEBUG_PAGEALLOC=y or CONFIG_KFENCE=y
----------------------------------------------------------------
Anshuman Khandual (1):
arm64/hugetlb: Fix page table walk in huge_pte_alloc()
Ard Biesheuvel (2):
arm64/head: Drop unnecessary pre-disable-MMU workaround
arm64/head: Disable MMU at EL2 before clearing HCR_EL2.E2H
Yaxiong Tian (1):
arm64: hibernate: Fix level3 translation fault in swsusp_save()
arch/arm64/kernel/head.S | 7 +++++--
arch/arm64/mm/hugetlbpage.c | 5 ++++-
arch/arm64/mm/pageattr.c | 3 ---
3 files changed, 9 insertions(+), 6 deletions(-)
--
Catalin
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Catalin Marinas <catalin.marinas@arm.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Will Deacon <will@kernel.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [GIT PULL] arm64 fixes for 6.9-rc5
Date: Fri, 19 Apr 2024 18:51:03 +0100 [thread overview]
Message-ID: <ZiKvB7Pp62tFAoBP@arm.com> (raw)
Hi Linus,
Please pull the arm64 fixes below. Thanks.
The following changes since commit e3ba51ab24fddef79fc212f9840de54db8fd1685:
arm64: tlb: Fix TLBI RANGE operand (2024-04-10 18:22:28 +0100)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux tags/arm64-fixes
for you to fetch changes up to 50449ca66cc5a8cbc64749cf4b9f3d3fc5f4b457:
arm64: hibernate: Fix level3 translation fault in swsusp_save() (2024-04-19 16:33:00 +0100)
----------------------------------------------------------------
arm64 fixes:
- Fix a kernel fault during page table walking in huge_pte_alloc() with
PTABLE_LEVELS=5 due to using p4d_offset() instead of p4d_alloc()
- head.S fix and cleanup to disable the MMU before toggling the
HCR_EL2.E2H bit when entering the kernel with the MMU on from the EFI
stub. Changing this bit (currently from VHE to nVHE) causes some
system registers as well as page table descriptors to be interpreted
differently, potentially resulting in spurious MMU faults
- Fix translation fault in swsusp_save() accessing MEMBLOCK_NOMAP memory
ranges due to kernel_page_present() returning true in most
configurations other than rodata_full == true,
CONFIG_DEBUG_PAGEALLOC=y or CONFIG_KFENCE=y
----------------------------------------------------------------
Anshuman Khandual (1):
arm64/hugetlb: Fix page table walk in huge_pte_alloc()
Ard Biesheuvel (2):
arm64/head: Drop unnecessary pre-disable-MMU workaround
arm64/head: Disable MMU at EL2 before clearing HCR_EL2.E2H
Yaxiong Tian (1):
arm64: hibernate: Fix level3 translation fault in swsusp_save()
arch/arm64/kernel/head.S | 7 +++++--
arch/arm64/mm/hugetlbpage.c | 5 ++++-
arch/arm64/mm/pageattr.c | 3 ---
3 files changed, 9 insertions(+), 6 deletions(-)
--
Catalin
next reply other threads:[~2024-04-19 17:51 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-04-19 17:51 Catalin Marinas [this message]
2024-04-19 17:51 ` [GIT PULL] arm64 fixes for 6.9-rc5 Catalin Marinas
2024-04-19 20:46 ` pr-tracker-bot
2024-04-19 20:46 ` pr-tracker-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZiKvB7Pp62tFAoBP@arm.com \
--to=catalin.marinas@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=torvalds@linux-foundation.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.