From: Paul Walmsley <pjw@kernel.org>
To: Austin Kim <austindh.kim@gmail.com>
Cc: Paul Walmsley <pjw@kernel.org>,
Palmer Dabbelt <palmer@dabbelt.com>,
Alexandre Ghiti <alex@ghiti.fr>,
Albert Ou <aou@eecs.berkeley.edu>,
linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: Re: [PATCH] riscv: Add macros for software check and hardware error exception codes
Date: Sat, 24 Jan 2026 00:57:11 -0700 (MST) [thread overview]
Message-ID: <a2a69633-8462-01ac-626c-2f0f0160553e@kernel.org> (raw)
In-Reply-To: <aXGNwBk79yMuvysm@adminpc-PowerEdge-R7525>
Hi Austin,
On Thu, 22 Jan 2026, Austin Kim wrote:
> The latest RISC-V Privileged specification defines new synchronous
> exception codes in the scause register:
>
> 18: Software check
> 19: Hardware error
>
> Link: https://docs.riscv.org/reference/isa/priv/supervisor.html
> - 12.1.8. Supervisor Cause (scause) Register
>
> Add these macros for future use.
>
> Signed-off-by: Austin Kim <austindh.kim@gmail.com>
Thanks for the patch. Though, maybe it makes more sense to add these
along with code that uses them?
- Paul
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Paul Walmsley <pjw@kernel.org>
To: Austin Kim <austindh.kim@gmail.com>
Cc: Paul Walmsley <pjw@kernel.org>,
Palmer Dabbelt <palmer@dabbelt.com>,
Alexandre Ghiti <alex@ghiti.fr>,
Albert Ou <aou@eecs.berkeley.edu>,
linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: Re: [PATCH] riscv: Add macros for software check and hardware error exception codes
Date: Sat, 24 Jan 2026 00:57:11 -0700 (MST) [thread overview]
Message-ID: <a2a69633-8462-01ac-626c-2f0f0160553e@kernel.org> (raw)
In-Reply-To: <aXGNwBk79yMuvysm@adminpc-PowerEdge-R7525>
Hi Austin,
On Thu, 22 Jan 2026, Austin Kim wrote:
> The latest RISC-V Privileged specification defines new synchronous
> exception codes in the scause register:
>
> 18: Software check
> 19: Hardware error
>
> Link: https://docs.riscv.org/reference/isa/priv/supervisor.html
> - 12.1.8. Supervisor Cause (scause) Register
>
> Add these macros for future use.
>
> Signed-off-by: Austin Kim <austindh.kim@gmail.com>
Thanks for the patch. Though, maybe it makes more sense to add these
along with code that uses them?
- Paul
next prev parent reply other threads:[~2026-01-24 7:57 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-22 2:38 [PATCH] riscv: Add macros for software check and hardware error exception codes Austin Kim
2026-01-22 2:38 ` Austin Kim
2026-01-24 7:57 ` Paul Walmsley [this message]
2026-01-24 7:57 ` Paul Walmsley
2026-01-26 9:39 ` Austin Kim
2026-01-26 9:39 ` Austin Kim
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a2a69633-8462-01ac-626c-2f0f0160553e@kernel.org \
--to=pjw@kernel.org \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=austindh.kim@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.