All of lore.kernel.org
 help / color / mirror / Atom feed
From: Vinod Koul <vkoul@kernel.org>
To: Ziyue Zhang <ziyue.zhang@oss.qualcomm.com>
Cc: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org,
	krzk+dt@kernel.org, conor+dt@kernel.org, jingoohan1@gmail.com,
	mani@kernel.org, lpieralisi@kernel.org, kwilczynski@kernel.org,
	bhelgaas@google.com, johan+linaro@kernel.org, kishon@kernel.org,
	neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com,
	linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	linux-phy@lists.infradead.org, qiang.yu@oss.qualcomm.com,
	quic_krichai@quicinc.com, quic_vbadigan@quicinc.com
Subject: Re: [PATCH v10 1/5] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings for qcs8300
Date: Tue, 12 Aug 2025 16:03:27 +0530	[thread overview]
Message-ID: <aJsYd7tAi4CdOfZ9@vaman> (raw)
In-Reply-To: <20250811071131.982983-2-ziyue.zhang@oss.qualcomm.com>

On 11-08-25, 15:11, Ziyue Zhang wrote:
> The gcc_aux_clk is not required by the PCIe PHY on qcs8300 and is not
> specified in the device tree node. Hence, move the qcs8300 phy
> compatibility entry into the list of PHYs that require six clocks.
> 
> Removed the phy_aux clock from the PCIe PHY binding as it is no longer
> used by any instance.

This does not apply on phy tree, please rebase

-- 
~Vinod

WARNING: multiple messages have this Message-ID (diff)
From: Vinod Koul <vkoul@kernel.org>
To: Ziyue Zhang <ziyue.zhang@oss.qualcomm.com>
Cc: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org,
	krzk+dt@kernel.org, conor+dt@kernel.org, jingoohan1@gmail.com,
	mani@kernel.org, lpieralisi@kernel.org, kwilczynski@kernel.org,
	bhelgaas@google.com, johan+linaro@kernel.org, kishon@kernel.org,
	neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com,
	linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	linux-phy@lists.infradead.org, qiang.yu@oss.qualcomm.com,
	quic_krichai@quicinc.com, quic_vbadigan@quicinc.com
Subject: Re: [PATCH v10 1/5] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings for qcs8300
Date: Tue, 12 Aug 2025 16:03:27 +0530	[thread overview]
Message-ID: <aJsYd7tAi4CdOfZ9@vaman> (raw)
In-Reply-To: <20250811071131.982983-2-ziyue.zhang@oss.qualcomm.com>

On 11-08-25, 15:11, Ziyue Zhang wrote:
> The gcc_aux_clk is not required by the PCIe PHY on qcs8300 and is not
> specified in the device tree node. Hence, move the qcs8300 phy
> compatibility entry into the list of PHYs that require six clocks.
> 
> Removed the phy_aux clock from the PCIe PHY binding as it is no longer
> used by any instance.

This does not apply on phy tree, please rebase

-- 
~Vinod

-- 
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy

  reply	other threads:[~2025-08-12 10:33 UTC|newest]

Thread overview: 28+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-08-11  7:11 [PATCH v10 0/5] pci: qcom: Add QCS8300 PCIe support Ziyue Zhang
2025-08-11  7:11 ` Ziyue Zhang
2025-08-11  7:11 ` [PATCH v10 1/5] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings for qcs8300 Ziyue Zhang
2025-08-11  7:11   ` Ziyue Zhang
2025-08-12 10:33   ` Vinod Koul [this message]
2025-08-12 10:33     ` Vinod Koul
2025-08-13  1:31     ` Ziyue Zhang
2025-08-13  1:31       ` Ziyue Zhang
2025-08-11  7:11 ` [PATCH v10 2/5] arm64: dts: qcom: qcs8300: enable pcie0 Ziyue Zhang
2025-08-11  7:11   ` Ziyue Zhang
2025-08-11  7:11 ` [PATCH v10 3/5] arm64: dts: qcom: qcs8300-ride: enable pcie0 interface Ziyue Zhang
2025-08-11  7:11   ` Ziyue Zhang
2025-08-22  7:43   ` Manivannan Sadhasivam
2025-08-22  7:43     ` Manivannan Sadhasivam
2025-08-11  7:11 ` [PATCH v10 4/5] arm64: dts: qcom: qcs8300: enable pcie1 Ziyue Zhang
2025-08-11  7:11   ` Ziyue Zhang
2025-08-11  7:11 ` [PATCH v10 5/5] arm64: dts: qcom: qcs8300-ride: enable pcie1 interface Ziyue Zhang
2025-08-11  7:11   ` Ziyue Zhang
2025-08-12  8:30 ` [PATCH v10 0/5] pci: qcom: Add QCS8300 PCIe support Ziyue Zhang
2025-08-12  8:30   ` Ziyue Zhang
2025-08-12  8:33   ` Krzysztof Kozlowski
2025-08-12  8:33     ` Krzysztof Kozlowski
2025-08-15  8:51 ` Ziyue Zhang
2025-08-15  8:51   ` Ziyue Zhang
2025-08-15  9:15   ` Krzysztof Kozlowski
2025-08-15  9:15     ` Krzysztof Kozlowski
2025-12-23 17:33 ` (subset) " Vinod Koul
2025-12-23 17:33   ` Vinod Koul

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aJsYd7tAi4CdOfZ9@vaman \
    --to=vkoul@kernel.org \
    --cc=abel.vesa@linaro.org \
    --cc=andersson@kernel.org \
    --cc=bhelgaas@google.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=jingoohan1@gmail.com \
    --cc=johan+linaro@kernel.org \
    --cc=kishon@kernel.org \
    --cc=konradybcio@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=kw@linux.com \
    --cc=kwilczynski@kernel.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-phy@lists.infradead.org \
    --cc=lpieralisi@kernel.org \
    --cc=mani@kernel.org \
    --cc=neil.armstrong@linaro.org \
    --cc=qiang.yu@oss.qualcomm.com \
    --cc=quic_krichai@quicinc.com \
    --cc=quic_vbadigan@quicinc.com \
    --cc=robh@kernel.org \
    --cc=ziyue.zhang@oss.qualcomm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.