From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: "Hogander, Jouni" <jouni.hogander@intel.com>
Cc: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH v4 0/3] Selective Fetch and async flip
Date: Wed, 10 Dec 2025 09:06:28 +0200 [thread overview]
Message-ID: <aTkb9ByZ6oJQ-kZn@intel.com> (raw)
In-Reply-To: <011a7d32fc6860ae4b3d00d438a79d8ade6f724e.camel@intel.com>
On Wed, Dec 10, 2025 at 06:57:41AM +0000, Hogander, Jouni wrote:
> On Wed, 2025-12-10 at 08:42 +0200, Ville Syrjälä wrote:
> > On Wed, Dec 10, 2025 at 06:23:34AM +0000, Hogander, Jouni wrote:
> > > On Tue, 2025-12-09 at 20:26 +0200, Ville Syrjälä wrote:
> > > > On Thu, Dec 04, 2025 at 09:07:15AM +0200, Jouni Högander wrote:
> > > > > This patch set contains fixes for Selective Fetch async flip
> > > > > sequences. On async flip selective fetch is choosing full frame
> > > > > update. Also subsequent flip/update is still using full frame
> > > > > update
> > > > > to ensure plane with pending async flip is not taken in to
> > > > > selective
> > > > > fetch/update.
> > > > >
> > > > > v4:
> > > > > - rework if-else if to if-if
> > > > > - added comment updated
> > > > > - check crtc_state->async_flip_planes in
> > > > > psr2_sel_fetch_pipe_state_supported
> > > > > v3:
> > > > > - rebase
> > > > > - fix old_crtc_state->pipe_srcsz_early_tpt
> > > > > - fix using intel_atomic_get_new_crtc_state
> > > > > v2:
> > > > > - check also crtc_state->async_flip_planes in
> > > > > psr2_sel_fetch_plane_state_supported
> > > > >
> > > > > Jouni Högander (3):
> > > > > drm/i915/psr: Set plane id bit in crtc_state-
> > > > > >async_flip_planes
> > > > > for
> > > > > PSR
> > > > > drm/i915/psr: Perform full frame update on async flip
> > > > > drm/i915/psr: Allow async flip when Selective Fetch enabled
> > > >
> > > > Series is
> > > > Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > > >
> > > > When testing this I saw that we get stuck into full frame mode
> > > > all the time. But that seems to be a pre-existing issues caused
> > > > by the broken selective fetch area calculation code. I suppose
> > > > now that I have a laptop with a PSR2 panel I might have to dig
> > > > out
> > > > that branch of mine where I attempted to rewrite the whoile thing
> > > > and figure out what was wrong with it...
> > > >
> > >
> > > What is the SW setup you are using and what kind of testing you are
> > > doing? Could it be related to frontbuffer tracking?
> >
> > I just have Xorg running w/o a compositor and then running
> > 'vblank_mode=0 glxgears -fullscreen'. The last tests were done
> > using mate/marco as the window manager, but I suppose it might be
> > reproducible w/o any window manager as well.
> >
> > I was monitoring the full vs. partial update state by just polling
> > the PSR_MAN_TRACK_CTL (or whatever it's called) register. Might
> > actually be a decent idea to add something into the debufs status
> > file for that, given that the register layout is rather platform
> > specific.
> >
> > I sprinkled a few debugs in the driver and it generally seemed to end
> > up in the 'if (crtc_state->psr2_su_area.y1 == -1) -> full_update'
> > case, which doesn't really surprise given that the code is very
> > confused about coordinate spaces.
>
> Thank you for the description. I will try to reproduce. What does that
> vblank_mode=0?
It forces vsync off regardless of what the application asks for.
I was going to point you at the Mesa environment variable docs, but
surprisingly vblank_mode doesn't appear to be documented there.
--
Ville Syrjälä
Intel
next prev parent reply other threads:[~2025-12-10 7:06 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-12-04 7:07 [PATCH v4 0/3] Selective Fetch and async flip Jouni Högander
2025-12-04 7:07 ` [PATCH v4 1/3] drm/i915/psr: Set plane id bit in crtc_state->async_flip_planes for PSR Jouni Högander
2025-12-04 7:07 ` [PATCH v4 2/3] drm/i915/psr: Perform full frame update on async flip Jouni Högander
2025-12-04 7:07 ` [PATCH v4 3/3] drm/i915/psr: Allow async flip when Selective Fetch enabled Jouni Högander
2025-12-04 7:58 ` ✓ CI.KUnit: success for Selective Fetch and async flip (rev4) Patchwork
2025-12-04 8:13 ` ✗ CI.checksparse: warning " Patchwork
2025-12-04 8:35 ` ✓ i915.CI.BAT: success for Selective Fetch and async flip (rev5) Patchwork
2025-12-04 9:00 ` ✓ Xe.CI.BAT: success for Selective Fetch and async flip (rev4) Patchwork
2025-12-04 10:32 ` ✓ Xe.CI.Full: " Patchwork
2025-12-05 16:59 ` ✗ i915.CI.Full: failure for Selective Fetch and async flip (rev5) Patchwork
2025-12-10 13:21 ` Hogander, Jouni
2025-12-09 18:26 ` [PATCH v4 0/3] Selective Fetch and async flip Ville Syrjälä
2025-12-10 6:23 ` Hogander, Jouni
2025-12-10 6:31 ` Hogander, Jouni
2025-12-10 6:46 ` Ville Syrjälä
2025-12-10 6:42 ` Ville Syrjälä
2025-12-10 6:57 ` Hogander, Jouni
2025-12-10 7:06 ` Ville Syrjälä [this message]
2025-12-16 10:22 ` Hogander, Jouni
2025-12-10 13:41 ` Hogander, Jouni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aTkb9ByZ6oJQ-kZn@intel.com \
--to=ville.syrjala@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=jouni.hogander@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.