All of lore.kernel.org
 help / color / mirror / Atom feed
From: Nicolin Chen <nicolinc@nvidia.com>
To: Zhenzhong Duan <zhenzhong.duan@intel.com>
Cc: <qemu-devel@nongnu.org>, <alex@shazbot.org>, <clg@redhat.com>,
	<eric.auger@redhat.com>, <mst@redhat.com>, <jasowang@redhat.com>,
	<jgg@nvidia.com>, <skolothumtho@nvidia.com>,
	<joao.m.martins@oracle.com>, <clement.mathieu--drif@bull.com>,
	<kevin.tian@intel.com>, <yi.l.liu@intel.com>,
	<xudong.hao@intel.com>
Subject: Re: [PATCH v2 01/14] vfio/iommufd: Extend attach/detach_hwpt callback implementations with pasid
Date: Thu, 26 Mar 2026 15:04:29 -0700	[thread overview]
Message-ID: <acWtbTQHgtuENzLX@nvidia.com> (raw)
In-Reply-To: <20260326091130.321483-2-zhenzhong.duan@intel.com>

On Thu, Mar 26, 2026 at 05:11:15AM -0400, Zhenzhong Duan wrote:
> For attachment with pasid, pasid together with flag VFIO_DEVICE_ATTACH_PASID
> should be passed in.
> 
> Define IOMMU_NO_PASID to represent device attachment without pasid same as
> in kernel.
> 
> The implementation is similar for detachment.
> 
> Suggested-by: Shameer Kolothum Thodi <skolothumtho@nvidia.com>
> Suggested-by: Nicolin Chen <nicolinc@nvidia.com>
> Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
> Reviewed-by: Yi Liu <yi.l.liu@intel.com>

Reviewed-by: Nicolin Chen <nicolinc@nvidia.com>


  reply	other threads:[~2026-03-26 22:11 UTC|newest]

Thread overview: 56+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-03-26  9:11 [PATCH v2 00/14] intel_iommu: Enable PASID support for passthrough device Zhenzhong Duan
2026-03-26  9:11 ` [PATCH v2 01/14] vfio/iommufd: Extend attach/detach_hwpt callback implementations with pasid Zhenzhong Duan
2026-03-26 22:04   ` Nicolin Chen [this message]
2026-03-26  9:11 ` [PATCH v2 02/14] iommufd: Extend attach/detach_hwpt callbacks to support pasid Zhenzhong Duan
2026-03-26 22:18   ` Nicolin Chen
2026-03-27  2:32     ` Duan, Zhenzhong
2026-03-27  3:48       ` Nicolin Chen
2026-03-27  6:44         ` Duan, Zhenzhong
2026-03-27  9:34           ` Cédric Le Goater
2026-03-27 20:52             ` Nicolin Chen via
2026-03-27 20:52               ` Nicolin Chen via qemu development
2026-03-30  8:50               ` Yi Liu
2026-03-30 12:09               ` Cédric Le Goater
2026-03-27  4:29   ` Yi Liu
2026-03-27  6:45     ` Duan, Zhenzhong
2026-03-30 12:43   ` Cédric Le Goater
2026-03-31  5:31     ` Duan, Zhenzhong
2026-03-31  7:15       ` Cédric Le Goater
2026-03-26  9:11 ` [PATCH v2 03/14] vfio/iommufd: Create nesting parent hwpt with IOMMU_HWPT_ALLOC_PASID flag Zhenzhong Duan
2026-03-26 22:53   ` Nicolin Chen
2026-03-27  2:29     ` Duan, Zhenzhong
2026-03-27  4:08       ` Nicolin Chen
2026-03-27  6:58         ` Duan, Zhenzhong
2026-03-27  4:29   ` Yi Liu
2026-03-27  7:26     ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 04/14] intel_iommu: Create the nested " Zhenzhong Duan
2026-03-26  9:11 ` [PATCH v2 05/14] intel_iommu: Change pasid property from bool to uint8 Zhenzhong Duan
2026-03-27  4:30   ` Yi Liu
2026-03-27  7:41     ` Duan, Zhenzhong
2026-03-31  6:49       ` CLEMENT MATHIEU--DRIF
2026-03-26  9:11 ` [PATCH v2 06/14] intel_iommu: Export some functions Zhenzhong Duan
2026-03-26  9:11 ` [PATCH v2 07/14] intel_iommu_accel: Handle PASID entry addition for pc_inv_dsc request Zhenzhong Duan
2026-03-27  4:30   ` Yi Liu
2026-03-27  8:08     ` Duan, Zhenzhong
2026-03-30  6:21       ` Yi Liu
2026-03-26  9:11 ` [PATCH v2 08/14] intel_iommu_accel: Handle PASID entry removal " Zhenzhong Duan
2026-03-27  4:31   ` Yi Liu
2026-03-30  6:58     ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 09/14] intel_iommu_accel: Bypass PASID entry addition for just deleted entry Zhenzhong Duan
2026-03-31  6:49   ` CLEMENT MATHIEU--DRIF
2026-03-31  7:04     ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 10/14] intel_iommu_accel: Handle PASID entry removal for system reset Zhenzhong Duan
2026-03-27  4:32   ` Yi Liu
2026-03-30  6:24     ` Yi Liu
2026-03-30  7:36       ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 11/14] intel_iommu_accel: Support pasid binding/unbinding and PIOTLB flushing Zhenzhong Duan
2026-03-27  4:32   ` Yi Liu
2026-03-30  8:18     ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 12/14] intel_iommu_accel: drop _lock suffix in vtd_flush_host_piotlb_all_locked() Zhenzhong Duan
2026-03-26  9:11 ` [PATCH v2 13/14] intel_iommu_accel: Add pasid bits size check Zhenzhong Duan
2026-03-27  4:32   ` Yi Liu
2026-03-30  9:06     ` Duan, Zhenzhong
2026-03-30 10:36       ` Yi Liu
2026-03-31  4:47         ` Duan, Zhenzhong
2026-03-26  9:11 ` [PATCH v2 14/14] intel_iommu: Expose flag VIOMMU_FLAG_PASID_SUPPORTED when configured Zhenzhong Duan
2026-03-27  3:58 ` [PATCH v2 00/14] intel_iommu: Enable PASID support for passthrough device Hao, Xudong

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=acWtbTQHgtuENzLX@nvidia.com \
    --to=nicolinc@nvidia.com \
    --cc=alex@shazbot.org \
    --cc=clement.mathieu--drif@bull.com \
    --cc=clg@redhat.com \
    --cc=eric.auger@redhat.com \
    --cc=jasowang@redhat.com \
    --cc=jgg@nvidia.com \
    --cc=joao.m.martins@oracle.com \
    --cc=kevin.tian@intel.com \
    --cc=mst@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=skolothumtho@nvidia.com \
    --cc=xudong.hao@intel.com \
    --cc=yi.l.liu@intel.com \
    --cc=zhenzhong.duan@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.