From: shuang.he@intel.com
To: shuang.he@intel.com, julianx.dumez@linux.intel.com,
christophe.sureau@intel.com, lei.a.liu@intel.com,
intel-gfx@lists.freedesktop.org, rodrigo.vivi@intel.com
Subject: Re: [PATCH 7/7] drm/i915: Reduce PSR re-activation time for VLV/CHV.
Date: 28 Aug 2015 16:38:53 -0700 [thread overview]
Message-ID: <acb6cf$nkf5mc@fmsmga002.fm.intel.com> (raw)
In-Reply-To: <1440118544-26282-7-git-send-email-rodrigo.vivi@intel.com>
Tested-By: Intel Graphics QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 7240
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
ILK 302/302 302/302
SNB 315/315 315/315
IVB 336/336 336/336
BYT 283/283 283/283
HSW 378/378 378/378
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2015-08-28 23:38 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-08-21 0:55 [PATCH 1/7] drm/i915: Remove duplicated dpcd write on hsw_psr_enable_sink Rodrigo Vivi
2015-08-21 0:55 ` [PATCH 2/7] drm/i915: Fix PSR disable sequence on core platforms Rodrigo Vivi
2015-08-24 14:14 ` Zanoni, Paulo R
2015-08-24 22:18 ` Vivi, Rodrigo
2015-08-21 0:55 ` [PATCH 3/7] drm/i915: PSR: Let's rely more on frontbuffer tracking Rodrigo Vivi
2015-08-24 14:29 ` Zanoni, Paulo R
2015-08-24 22:28 ` Vivi, Rodrigo
2015-08-21 0:55 ` [PATCH 4/7] drm/i915: PSR: Mask LPSP hw tracking back again Rodrigo Vivi
2015-08-26 9:11 ` Daniel Vetter
2015-09-26 1:56 ` [4/7] " Brian Norris
2015-08-21 0:55 ` [PATCH 5/7] drm/i915: Delay first PSR activation Rodrigo Vivi
2015-08-24 17:03 ` Zanoni, Paulo R
2015-08-24 22:35 ` Vivi, Rodrigo
2015-08-21 0:55 ` [PATCH 6/7] drm/i915: Remove psr re-activation delay on HSW+ Rodrigo Vivi
2015-08-21 0:55 ` [PATCH 7/7] drm/i915: Reduce PSR re-activation time for VLV/CHV Rodrigo Vivi
2015-08-28 23:38 ` shuang.he [this message]
2015-08-24 14:04 ` [PATCH 1/7] drm/i915: Remove duplicated dpcd write on hsw_psr_enable_sink Zanoni, Paulo R
2015-08-24 22:16 ` Vivi, Rodrigo
2015-09-26 1:40 ` [1/7] " Brian Norris
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='acb6cf$nkf5mc@fmsmga002.fm.intel.com' \
--to=shuang.he@intel.com \
--cc=christophe.sureau@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=julianx.dumez@linux.intel.com \
--cc=lei.a.liu@intel.com \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.