All of lore.kernel.org
 help / color / mirror / Atom feed
From: wsa+renesas <wsa+renesas@sang-engineering.com>
To: Biju Das <biju.das.jz@bp.renesas.com>
Cc: "biju.das.au" <biju.das.au@gmail.com>,
	Ulf Hansson <ulfh@kernel.org>,
	"linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>,
	"linux-renesas-soc@vger.kernel.org"
	<linux-renesas-soc@vger.kernel.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	Geert Uytterhoeven <geert+renesas@glider.be>,
	Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH v24 07/15] mmc: renesas_sdhi: Add tuning delay support for RZ/G2L
Date: Sun, 13 Sep 2026 19:47:32 +0200	[thread overview]
Message-ID: <aqbhsQTKkGfLsEXX@ninjato> (raw)
In-Reply-To: <TY3PR01MB113460485B6D3FD62D027C2AA86B52@TY3PR01MB11346.jpnprd01.prod.outlook.com>

[-- Attachment #1: Type: text/plain, Size: 1382 bytes --]

Hi Biju,

> > > If an incorrect device tree binding or a hardware fault causes the
> > > controller to report a version older than SDHI_VER_GEN2_SDR104,
> > > priv->scc_ctl might not be mapped during probe.
> 
> I agree if there is a memory corruption, any check can lead to
> Unpredictable result.

I was more worried about the incorrect DT binding than the memory
corruption.

> > I agree. We should ensure in probe() that either
> > 
> > a) TMIO_MMC_TUNING_DELAY has a valid SCC or bail out otherwise
> > 
> > or
> > 
> > b) clear the TMIO_MMC_TUNING_DELAY flag if there is no SCC present
> > 
> > What do you think?
> 
> I agree, we can add defensive check in probe().
> 
> TBH, I am not convinced with Sashiko report here, but please recheck my comments
> and provide feedback

Well... your statements make sense with the current state of the driver.
However, there is de-facto a new requirement added that
TMIO_MMC_TUNING_DELAY needs an SCC. This is currently handled correctly,
but since it is not addressed explicitly, I would consider it a little
fragile. SDHI is complex and I am worried that some future logic changes
might break the logic chain you quoted above. This is why I think an
explicit check makes sense - it cannot break and it makes logic more
obvious for future hackers.

Can you agree?

Happy hacking,

   Wolfram


[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

  reply	other threads:[~2026-09-13 17:47 UTC|newest]

Thread overview: 66+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-20 17:16 [PATCH v24 00/15] Add Renesas RZ/G3L SD/eMMC support Biju
2026-08-20 17:16 ` [PATCH v24 01/15] dt-bindings: mmc: renesas,sdhi: Document RZ/G3L (r9a08g046) SoC Biju
2026-09-02 10:45   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 02/15] mmc: renesas_sdhi: Clean up whitespace and add OF table sentinels Biju
2026-09-02 10:47   ` Wolfram Sang
2026-09-04  6:40     ` Biju Das
2026-09-09 18:46       ` wsa+renesas
2026-08-20 17:16 ` [PATCH v24 03/15] mmc: renesas_sdhi: Add clk_mask field to support flexible clock divider widths Biju
2026-09-02 10:51   ` Wolfram Sang
2026-09-04 10:54     ` Biju Das
2026-09-02 10:54   ` Wolfram Sang
2026-09-04 11:03     ` Biju Das
2026-09-10 21:52       ` wsa+renesas
2026-08-20 17:16 ` [PATCH v24 04/15] mmc: renesas_sdhi: Add max_divider field to support SoC-specific clock ranges Biju
2026-09-02 11:05   ` Wolfram Sang
2026-09-04 12:46     ` Biju Das
2026-09-10 21:56       ` wsa+renesas
2026-09-14 10:37         ` Biju Das
2026-08-20 17:16 ` [PATCH v24 05/15] mmc: renesas_sdhi: Add SDHI_SD_CLK_CTL_DIV1 macro for 1/1 option Biju
2026-09-02 11:06   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 06/15] mmc: renesas_sdhi: Make clock divider mask configurable Biju
2026-09-02 11:09   ` Wolfram Sang
2026-09-04 12:48     ` Biju Das
2026-08-20 17:16 ` [PATCH v24 07/15] mmc: renesas_sdhi: Add tuning delay support for RZ/G2L Biju
2026-09-03  9:30   ` Wolfram Sang
2026-09-04 14:47     ` Biju Das
2026-09-13 17:47       ` wsa+renesas [this message]
2026-09-14 10:37         ` Biju Das
2026-09-03  9:34   ` Wolfram Sang
2026-09-04 15:15     ` Biju Das
2026-08-20 17:16 ` [PATCH v24 08/15] mmc: renesas_sdhi: Add TMIO_MMC_INTERNAL_DIVIDER flag Biju
2026-09-03  9:37   ` Wolfram Sang
2026-09-07  6:37     ` Biju Das
2026-10-22  9:03       ` wsa+renesas
2026-10-23 13:27         ` Biju Das
2026-09-03  9:43   ` Wolfram Sang
2026-09-07  7:19     ` Biju Das
2026-09-22 12:36       ` Biju Das
2026-10-22  9:30       ` wsa+renesas
2026-10-23 13:35         ` Biju Das
2026-10-23 16:10           ` wsa+renesas
2026-10-26 14:47             ` Biju Das
2026-08-20 17:16 ` [PATCH v24 09/15] mmc: renesas_sdhi: Add optional axis/axim reset controls Biju
2026-09-03  9:48   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 10/15] mmc: renesas_sdhi: Add write32_hook for CTL_SD_CARD_CLK_CTL register writes Biju
2026-09-03 10:30   ` Wolfram Sang
2026-09-07  8:19     ` Biju Das
2026-10-22  9:58       ` wsa+renesas
2026-09-03 10:32   ` Wolfram Sang
2026-09-07  8:27     ` Biju Das
2026-10-22 10:00       ` wsa+renesas
2026-10-23 14:27         ` Biju Das
2026-08-20 17:16 ` [PATCH v24 11/15] mmc: renesas_sdhi: Add RZ/G3L SDHI support Biju
2026-09-03 12:01   ` Wolfram Sang
2026-09-07 12:53     ` Biju Das
2026-09-22 12:35       ` Biju Das
2026-10-22 11:22         ` wsa+renesas
2026-10-23 15:48           ` Biju Das
2026-08-20 17:16 ` [PATCH v24 12/15] mmc: renesas_sdhi: Save and restore IOVS across suspend/resume Biju
2026-08-20 17:16 ` [PATCH v24 13/15] mmc: renesas_sdhi: Make HS400 OSEL bit configurable per SoC Biju
2026-08-20 17:16 ` [PATCH v24 14/15] mmc: renesas_sdhi: Add RZ/G3L HS400 support Biju
2026-08-20 17:16 ` [PATCH v24 15/15] mmc: renesas_sdhi: Add HS400 enhanced strobe support for RZ/G3L Biju
2026-09-01 14:52 ` [PATCH v24 00/15] Add Renesas RZ/G3L SD/eMMC support Wolfram Sang
2026-09-03 20:11 ` Wolfram Sang
2026-09-04  2:24   ` Biju Das
2026-09-04  8:00   ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aqbhsQTKkGfLsEXX@ninjato \
    --to=wsa+renesas@sang-engineering.com \
    --cc=biju.das.au@gmail.com \
    --cc=biju.das.jz@bp.renesas.com \
    --cc=geert+renesas@glider.be \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mmc@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=ulfh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.