From: Lorenzo Pieralisi <lpieralisi@kernel.org>
To: Sascha Bischoff <sascha.bischoff@arm.com>
Cc: Marc Zyngier <maz@kernel.org>, Thomas Gleixner <tglx@kernel.org>,
Radu Rendec <radu@rendec.net>,
Timothy Hayes <timothy.hayes@arm.com>,
Catalin Marinas <catalin.marinas@arm.com>,
Jonathan Cameron <jic23@kernel.org>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, stable@vger.kernel.org,
Sashiko AI <sashiko-bot@kernel.org>
Subject: Re: [PATCH 00/10] irqchip/gic-v5: Fix misc IRS and ITS host driver issues
Date: Tue, 3 Nov 2026 15:59:05 +0100 [thread overview]
Message-ID: <aun2udtwaIo2RiRC@red-moon> (raw)
In-Reply-To: <20261102-host_gicv5_fixes-v1-0-743b61626fc5@arm.com>
On Mon, Nov 02, 2026 at 01:32:53PM +0000, Sascha Bischoff wrote:
> This series fixes issues in the GICv5 host IRS and ITS drivers.
>
> The ITS invalidation serialisation fix addresses Sashiko's report of a
> race between event and device invalidation commands [1]. The other
> patches correct IRS allocation and routing behaviour, serialise IRS
> synchronisation, and fix ITS L1/L2 table selection, cache maintenance,
> ACPI coherency handling, and resource cleanup.
>
> The IRS changes:
> * Reject allocation of an SPI without an IRS, preventing a null-pointer
> dereference, and warn about low-quality firmware.
> * Only program IRS_PE_CR0.DPS when 1-of-N routing is supported as this field
> is RES0, otherwise.
> * Serialise IRS synchronisation requests, as the IRS ignores a request while
> an earlier one is still active.
>
> The ITS changes:
> * Serialise event and device cache invalidations because both use the ITS's
> shared DIDR register, so concurrent writes are a bad idea!
> * Select linear device and interrupt translation tables when one L2
> table covers the full ID space. Currently, this selects the wrong
> path, then the L1 table code rejects the attempt to create the
> table.
> * Check the ACPI noncoherent flag with ACPI, rather than checking the
> DT's property.
> * Correct cache-maintenance sizing after limiting the DeviceID width.
> * Invalidate the device cache before freeing an ITT.
> * Use firmware-node names in initialisation warnings.
> * Release the reserved MMIO region if DT-based ITS initialisation fails.
>
> I've CC'd stable for the IRS/ITS locking fixes, the ITS table alloc
> issue, and the ACPI coherency fix, as these are the most important
> changes to backport.
>
> The series is based on v7.4-rc1. Thanks for taking a look!
Thank you for fixing these bugs Sascha.
Lorenzo
>
> Sascha
>
> [1] https://sashiko.dev/#/patchset/20261016155741.979985-1-sascha.bischoff@arm.com?part=11
>
> Signed-off-by: Sascha Bischoff <sascha.bischoff@arm.com>
> ---
> Sascha Bischoff (10):
> irqchip/gic-v5: Reject SPIs not backed by an IRS
> irqchip/gic-v5: Only set IRS DPS when 1ofN routing is supported
> irqchip/gic-v5: Serialise IRS synchronisation requests
> irqchip/gic-v5: Serialise ITS invalidation commands
> irqchip/gic-v5: Use linear DT and ITT when L2 covers all IDs
> irqchip/gic-v5: Honour ACPI ITS noncoherent flag
> irqchip/gic-v5: Use firmware node name in ITS warning
> irqchip/gic-v5: Invalidate ITS device cache before freeing ITT
> irqchip/gic-v5: Clean the allocated linear device table size
> irqchip/gic-v5: Release ITS MMIO region on DT probe failure
>
> drivers/irqchip/irq-gic-v5-irs.c | 22 +++++++++++++++-------
> drivers/irqchip/irq-gic-v5-its.c | 29 ++++++++++++++++++++++++-----
> drivers/irqchip/irq-gic-v5.c | 9 +++++++++
> include/linux/irqchip/arm-gic-v5.h | 1 +
> 4 files changed, 49 insertions(+), 12 deletions(-)
> ---
> base-commit: 6628e7d4c6b25c8d18f1345e3a20d21829aae7e4
> change-id: 20261102-host_gicv5_fixes-1eeea29d2ea4
>
> Best regards,
> --
> Sascha Bischoff <sascha.bischoff@arm.com>
>
next prev parent reply other threads:[~2026-11-03 14:59 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-02 13:32 [PATCH 00/10] irqchip/gic-v5: Fix misc IRS and ITS host driver issues Sascha Bischoff
2026-11-02 13:32 ` [PATCH 01/10] irqchip/gic-v5: Reject SPIs not backed by an IRS Sascha Bischoff
2026-11-02 13:50 ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 02/10] irqchip/gic-v5: Only set IRS DPS when 1ofN routing is supported Sascha Bischoff
2026-11-02 14:00 ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 03/10] irqchip/gic-v5: Serialise IRS synchronisation requests Sascha Bischoff
2026-11-03 9:12 ` Lorenzo Pieralisi
2026-11-04 17:05 ` Sascha Bischoff
2026-11-02 13:32 ` [PATCH 04/10] irqchip/gic-v5: Serialise ITS invalidation commands Sascha Bischoff
2026-11-02 15:56 ` Lorenzo Pieralisi
2026-11-04 17:35 ` Sascha Bischoff
2026-11-02 13:32 ` [PATCH 05/10] irqchip/gic-v5: Use linear DT and ITT when L2 covers all IDs Sascha Bischoff
2026-11-03 14:58 ` Lorenzo Pieralisi
2026-11-02 13:32 ` [PATCH 06/10] irqchip/gic-v5: Honour ACPI ITS noncoherent flag Sascha Bischoff
2026-11-02 14:13 ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 07/10] irqchip/gic-v5: Use firmware node name in ITS warning Sascha Bischoff
2026-11-02 14:21 ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 08/10] irqchip/gic-v5: Invalidate ITS device cache before freeing ITT Sascha Bischoff
2026-11-02 15:22 ` Lorenzo Pieralisi
2026-11-02 13:33 ` [PATCH 09/10] irqchip/gic-v5: Clean the allocated linear device table size Sascha Bischoff
2026-11-02 14:46 ` Lorenzo Pieralisi
2026-11-04 17:21 ` Sascha Bischoff
2026-11-02 13:33 ` [PATCH 10/10] irqchip/gic-v5: Release ITS MMIO region on DT probe failure Sascha Bischoff
2026-11-02 14:54 ` Lorenzo Pieralisi
2026-11-04 17:37 ` Sascha Bischoff
2026-11-03 14:59 ` Lorenzo Pieralisi [this message]
2026-11-04 17:40 ` [PATCH 00/10] irqchip/gic-v5: Fix misc IRS and ITS host driver issues Sascha Bischoff
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aun2udtwaIo2RiRC@red-moon \
--to=lpieralisi@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=jic23@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=radu@rendec.net \
--cc=rafael.j.wysocki@intel.com \
--cc=sascha.bischoff@arm.com \
--cc=sashiko-bot@kernel.org \
--cc=stable@vger.kernel.org \
--cc=tglx@kernel.org \
--cc=timothy.hayes@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.