From: "Philippe Mathieu-Daudé" <philmd@oss.qualcomm.com>
To: Peter Maydell <peter.maydell@linaro.org>,
Richard Henderson <richard.henderson@linaro.org>
Cc: qemu-devel@nongnu.org
Subject: Re: [PULL 09/38] tcg: Simplify bswap/hswap expansion using bitswap
Date: Mon, 24 Aug 2026 11:30:46 +0200 [thread overview]
Message-ID: <b8381fc7-e1f9-4b76-8794-cf9cfb15cdb0@oss.qualcomm.com> (raw)
In-Reply-To: <CAFEAcA8pSuhgPAoM0VbEsZUyVrw8NqVrtKjmpg0-dhM1y9r96A@mail.gmail.com>
On 24/8/26 11:05, Peter Maydell wrote:
> On Tue, 18 Aug 2026 at 18:07, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>>
>> Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
>> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
>
> Hi -- this commit is reported to cause a regression where an
> aarch64 rev64 can now trigger a TCG assertion:
> https://gitlab.com/qemu-project/qemu/-/work_items/4229
>
> Could you have a look at that, please?
If so I'd expect the culprit to be either the previous one,
"tcg: Add tcg_gen_revbit{8,32,64}" or later "tcg/aarch64:
Implement revbit{32,64}".
Richard you'll likely beat me at finding the issue, otherwise
I can have a look in 3 days.
next prev parent reply other threads:[~2026-08-24 9:31 UTC|newest]
Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-18 17:01 [PULL 00/38] tcg patch queue Richard Henderson
2026-08-18 17:01 ` [PULL 01/38] tcg/optimize: INDEX_op_mul is commutative Richard Henderson
2026-08-18 17:01 ` [PULL 02/38] tcg/optimize: Fix s_mask computation for shifts Richard Henderson
2026-08-21 16:51 ` Michael Tokarev
2026-08-21 17:33 ` Richard Henderson
2026-08-18 17:01 ` [PULL 03/38] accel/tcg: Allow overlapping reads in record_save Richard Henderson
2026-08-18 17:01 ` [PULL 04/38] tcg: Return success from tcg_region_alloc__locked Richard Henderson
2026-08-18 17:01 ` [PULL 05/38] tcg: Return success from tcg_region_alloc Richard Henderson
2026-08-18 17:01 ` [PULL 06/38] tcg: Defer tb_flush when initial thread region alloc fails Richard Henderson
2026-08-18 17:01 ` [PULL 07/38] tcg: Fix opcode dump for bswap Richard Henderson
2026-08-18 17:01 ` [PULL 08/38] tcg: Add tcg_gen_revbit{8,32,64} Richard Henderson
2026-08-18 17:01 ` [PULL 09/38] tcg: Simplify bswap/hswap expansion using bitswap Richard Henderson
2026-08-24 9:05 ` Peter Maydell
2026-08-24 9:30 ` Philippe Mathieu-Daudé [this message]
2026-08-18 17:01 ` [PULL 10/38] target/arm: Use generic tcg_gen_revbit* Richard Henderson
2026-08-18 17:01 ` [PULL 11/38] target/loongarch: " Richard Henderson
2026-08-18 17:01 ` [PULL 12/38] target/mips: Expand octeon reflections inline Richard Henderson
2026-08-18 17:01 ` [PULL 13/38] target/riscv: Use generic tcg_gen_revbit8 Richard Henderson
2026-08-18 17:01 ` [PULL 14/38] tcg: Add revbit{8,32,64} opcodes Richard Henderson
2026-08-18 17:01 ` [PULL 15/38] tcg/optimize: Handle revbit{8,32,64} Richard Henderson
2026-08-18 17:01 ` [PULL 16/38] tcg/aarch64: Implement revbit{32,64} Richard Henderson
2026-08-18 17:01 ` [PULL 17/38] tcg/loongarch64: Import REVBIT insns Richard Henderson
2026-08-18 17:01 ` [PULL 18/38] tcg/loongarch64: Implement revbit{8,32,64} Richard Henderson
2026-08-18 17:01 ` [PULL 19/38] util/cpuinfo-riscv: Detect Zbkb Richard Henderson
2026-08-18 17:01 ` [PULL 20/38] tcg/riscv64: Implement revbit8 Richard Henderson
2026-08-18 17:01 ` [PULL 21/38] tests/tcg/loongarch64: Tidy test_bit.c Richard Henderson
2026-08-18 17:01 ` [PULL 22/38] tests/tcg/loongarch64: Add bitrev smoke tests Richard Henderson
2026-08-18 17:01 ` [PULL 23/38] tcg: Add integer min/max opcodes Richard Henderson
2026-08-18 17:01 ` [PULL 24/38] tcg/optimize: Handle " Richard Henderson
2026-08-18 17:01 ` [PULL 25/38] util/cpuinfo-aarch64: Detect FEAT_CSSC Richard Henderson
2026-08-18 17:01 ` [PULL 26/38] tcg/aarch64: Implement min/max with FEAT_CSSC Richard Henderson
2026-08-18 17:01 ` [PULL 27/38] target/riscv64: Implement min/max with Zbb Richard Henderson
2026-08-18 17:01 ` [PULL 28/38] tcg/aarch64: Implement ctpop with FEAT_CSSC Richard Henderson
2026-08-18 17:01 ` [PULL 29/38] tcg/aarch64: Use CTZ from FEAT_CSSC Richard Henderson
2026-08-18 17:01 ` [PULL 30/38] target/riscv: Improve riscv_has_ext Richard Henderson
2026-08-18 17:01 ` [PULL 31/38] disas/capstone: Allow for cap_insn_unit > length Richard Henderson
2026-08-18 17:01 ` [PULL 32/38] target/riscv: Enable disassembly via capstone Richard Henderson
2026-08-18 17:01 ` [PULL 33/38] target/sh4: " Richard Henderson
2026-08-18 17:01 ` [PULL 34/38] target/tricore: " Richard Henderson
2026-08-18 17:01 ` [PULL 35/38] target/loongarch: " Richard Henderson
2026-08-18 17:01 ` [PULL 36/38] target/s390x: Update capstone disassembly to v6 Richard Henderson
2026-08-18 17:01 ` [PULL 37/38] target/m68k: Enable disassembly via capstone Richard Henderson
2026-08-18 17:01 ` [PULL 38/38] target/mips: " Richard Henderson
2026-08-19 15:21 ` [PULL 00/38] tcg patch queue Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b8381fc7-e1f9-4b76-8794-cf9cfb15cdb0@oss.qualcomm.com \
--to=philmd@oss.qualcomm.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.