All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
To: sashiko-reviews@lists.linux.dev
Cc: linux-perf-users@vger.kernel.org
Subject: Re: [Patch v11 03/10] tools headers: Sync x86 headers with kernel sources
Date: Mon, 14 Sep 2026 11:06:01 +0800	[thread overview]
Message-ID: <c339d0c9-dc0b-45ee-8a11-39d6ff533a3a@linux.intel.com> (raw)
In-Reply-To: <20260914015501.53F4E1F000FF@smtp.kernel.org>


On 9/14/2026 9:55 AM, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
> - [Medium] The patch adds new `ARCH_PEBS_VECR_xxx` macros exclusively to the tools header without a corresponding update to the core kernel header, breaking header synchronization and indicating a missing prerequisite kernel patch.
> --
>
> commit 545cb1e6346c71f64b6106d48dfa9367ed61de8d
> Author: Dapeng Mi <dapeng1.mi@linux.intel.com>
>
> tools headers: Sync x86 headers with kernel sources
>
> This commit adds ARCH_PEBS_VECR_xxx macros into the tools version of the
> x86 msr-index.h header. The commit message indicates this is a sync from
> the kernel sources.
>
>> diff --git a/tools/arch/x86/include/asm/msr-index.h b/tools/arch/x86/include/asm/msr-index.h
>> index 18c4be75e9271..9c26d4075c5f4 100644
>> --- a/tools/arch/x86/include/asm/msr-index.h
>> +++ b/tools/arch/x86/include/asm/msr-index.h
>> @@ -350,6 +350,13 @@
>>  #define ARCH_PEBS_LBR_SHIFT		40
>>  #define ARCH_PEBS_LBR			(0x3ull << ARCH_PEBS_LBR_SHIFT)
>>  #define ARCH_PEBS_VECR_XMM		BIT_ULL(49)
>> +#define ARCH_PEBS_VECR_YMMH		BIT_ULL(50)
> [Severity: Medium]
> The commit message mentions syncing newly introduced ARCH_PEBS_VECR_xxx macros
> from the kernel, but is there a missing prerequisite patch?
>
> These macros do not appear to exist in the core kernel's
> arch/x86/include/asm/msr-index.h at this commit.
>
> Will adding them exclusively to the tools header without a corresponding
> kernel update break header synchronization and trigger warnings from
> tools/perf/check-headers.sh when running make -C tools/perf?

The core kernel change is in another independent patch series and already
merged. 

Thanks.


>
>> +#define ARCH_PEBS_VECR_EGPRS		BIT_ULL(51)
>> +#define ARCH_PEBS_VECR_OPMASK		BIT_ULL(53)
>> +#define ARCH_PEBS_VECR_ZMMH		BIT_ULL(54)
>> +#define ARCH_PEBS_VECR_H16ZMM		BIT_ULL(55)
>> +#define ARCH_PEBS_VECR_EXT_SHIFT	49
>> +#define ARCH_PEBS_VECR_EXT		(0x7full << ARCH_PEBS_VECR_EXT_SHIFT)
>>  #define ARCH_PEBS_GPR			BIT_ULL(61)
>>  #define ARCH_PEBS_AUX			BIT_ULL(62)
>>  #define ARCH_PEBS_EN			BIT_ULL(63)

  reply	other threads:[~2026-09-14  3:06 UTC|newest]

Thread overview: 29+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-09-14  1:40 [Patch v11 00/10] Perf tools: Support eGPRs/SSP/SIMD registers sampling Dapeng Mi
2026-09-14  1:40 ` [Patch v11 01/10] perf dwarf-regs: Fix DWARF register index bounds check Dapeng Mi
2026-09-14  1:55   ` sashiko-bot
2026-09-14  1:40 ` [Patch v11 02/10] perf util: Add missed fields in _attr__fprintf() and __attr_swap() Dapeng Mi
2026-09-14  1:53   ` sashiko-bot
2026-09-14  1:40 ` [Patch v11 03/10] tools headers: Sync x86 headers with kernel sources Dapeng Mi
2026-09-14  1:55   ` sashiko-bot
2026-09-14  3:06     ` Mi, Dapeng [this message]
2026-09-14  1:40 ` [Patch v11 04/10] perf headers: Sync perf_event.h/perf_regs.h with the kernel headers Dapeng Mi
2026-09-14  2:01   ` sashiko-bot
2026-09-14  3:23     ` Mi, Dapeng
2026-09-14  1:40 ` [Patch v11 05/10] perf regs: Support x86 eGPRs/SSP sampling Dapeng Mi
2026-09-14  2:06   ` sashiko-bot
2026-09-14  1:40 ` [Patch v11 06/10] perf regs: Support x86 SIMD registers sampling Dapeng Mi
2026-09-14  2:03   ` sashiko-bot
2026-09-14  5:14     ` Mi, Dapeng
2026-09-14  1:40 ` [Patch v11 07/10] perf regs: Enable dumping of SIMD registers Dapeng Mi
2026-09-14  2:04   ` sashiko-bot
2026-09-14  5:17     ` Mi, Dapeng
2026-09-14 18:29       ` Arnaldo Carvalho de Melo
2026-09-14 19:28         ` Arnaldo Carvalho de Melo
2026-09-14 23:56           ` Mi, Dapeng
2026-09-15  0:05             ` Arnaldo Carvalho de Melo
2026-09-14  1:40 ` [Patch v11 08/10] perf dwarf-regs: Add SIMD/eGPRs support for x86 DWARF registers Dapeng Mi
2026-09-14  1:56   ` sashiko-bot
2026-09-14  1:40 ` [Patch v11 09/10] perf tests: Add x86 eGPRs/SSP registers sampling test Dapeng Mi
2026-09-14  1:57   ` sashiko-bot
2026-09-14  1:40 ` [Patch v11 10/10] perf tests: Add SIMD " Dapeng Mi
2026-09-14  1:59   ` sashiko-bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c339d0c9-dc0b-45ee-8a11-39d6ff533a3a@linux.intel.com \
    --to=dapeng1.mi@linux.intel.com \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.