From: Stafford Horne <shorne@gmail.com>
To: openrisc@lists.librecores.org
Subject: [OpenRISC] [PATCH 0/5] OpenRISC SMP Support
Date: Wed, 23 Aug 2017 14:57:08 +0900 [thread overview]
Message-ID: <cover.1503467674.git.shorne@gmail.com> (raw)
Hello,
This series adds SMP support for OpenRISC. The platform is based on the
work that Stefan Kristiansson did around 2012 implemented in Verilog and
run on FPGAs. I have been working to upstream this work, these are my QEMU
patches I have been used to help with testing.
I have documented the platform in the OpenRISC 1.2 specification proposal
available here:
https://github.com/stffrdhrn/doc/raw/arch-1.2-proposal/openrisc-arch-1.2-rev0.pdf
My latest kernel patches are available here:
https://github.com/stffrdhrn/linux.git openrisc-4.13-smp-qspinlock
Stafford Horne (5):
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)
target/openrisc: Make coreid and numcores configurable in state
openrisc/cputimer: Perparation for Multicore
openrisc: Initial SMP support
openrisc: Only kick cpu on timeout, not on update
default-configs/or1k-softmmu.mak | 1 +
hw/intc/Makefile.objs | 1 +
hw/intc/ompic.c | 179 +++++++++++++++++++++++++++++++++++++++
hw/openrisc/cputimer.c | 64 ++++++++++----
hw/openrisc/openrisc_sim.c | 87 ++++++++++++++-----
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 7 +-
target/openrisc/machine.c | 8 +-
target/openrisc/sys_helper.c | 8 +-
9 files changed, 308 insertions(+), 48 deletions(-)
create mode 100644 hw/intc/ompic.c
--
2.13.5
WARNING: multiple messages have this Message-ID (diff)
From: Stafford Horne <shorne@gmail.com>
To: QEMU Development <qemu-devel@nongnu.org>
Cc: Richard Henderson <rth@twiddle.net>,
Openrisc <openrisc@lists.librecores.org>,
Stafford Horne <shorne@gmail.com>
Subject: [Qemu-devel] [PATCH 0/5] OpenRISC SMP Support
Date: Wed, 23 Aug 2017 14:57:08 +0900 [thread overview]
Message-ID: <cover.1503467674.git.shorne@gmail.com> (raw)
Hello,
This series adds SMP support for OpenRISC. The platform is based on the
work that Stefan Kristiansson did around 2012 implemented in Verilog and
run on FPGAs. I have been working to upstream this work, these are my QEMU
patches I have been used to help with testing.
I have documented the platform in the OpenRISC 1.2 specification proposal
available here:
https://github.com/stffrdhrn/doc/raw/arch-1.2-proposal/openrisc-arch-1.2-rev0.pdf
My latest kernel patches are available here:
https://github.com/stffrdhrn/linux.git openrisc-4.13-smp-qspinlock
Stafford Horne (5):
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)
target/openrisc: Make coreid and numcores configurable in state
openrisc/cputimer: Perparation for Multicore
openrisc: Initial SMP support
openrisc: Only kick cpu on timeout, not on update
default-configs/or1k-softmmu.mak | 1 +
hw/intc/Makefile.objs | 1 +
hw/intc/ompic.c | 179 +++++++++++++++++++++++++++++++++++++++
hw/openrisc/cputimer.c | 64 ++++++++++----
hw/openrisc/openrisc_sim.c | 87 ++++++++++++++-----
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 7 +-
target/openrisc/machine.c | 8 +-
target/openrisc/sys_helper.c | 8 +-
9 files changed, 308 insertions(+), 48 deletions(-)
create mode 100644 hw/intc/ompic.c
--
2.13.5
next reply other threads:[~2017-08-23 5:57 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-08-23 5:57 Stafford Horne [this message]
2017-08-23 5:57 ` [Qemu-devel] [PATCH 0/5] OpenRISC SMP Support Stafford Horne
2017-08-23 5:57 ` [OpenRISC] [PATCH 1/5] openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC) Stafford Horne
2017-08-23 5:57 ` [Qemu-devel] " Stafford Horne
2017-10-12 20:48 ` [OpenRISC] " Richard Henderson
2017-10-12 20:48 ` Richard Henderson
2017-08-23 5:57 ` [OpenRISC] [PATCH 2/5] target/openrisc: Make coreid and numcores configurable in state Stafford Horne
2017-08-23 5:57 ` [Qemu-devel] " Stafford Horne
2017-10-12 20:48 ` [OpenRISC] " Richard Henderson
2017-10-12 20:48 ` Richard Henderson
2017-08-23 5:57 ` [OpenRISC] [PATCH 3/5] openrisc/cputimer: Perparation for Multicore Stafford Horne
2017-08-23 5:57 ` [Qemu-devel] " Stafford Horne
2017-10-12 20:50 ` [OpenRISC] " Richard Henderson
2017-10-12 20:50 ` Richard Henderson
2017-08-23 5:57 ` [OpenRISC] [PATCH 4/5] openrisc: Initial SMP support Stafford Horne
2017-08-23 5:57 ` [Qemu-devel] " Stafford Horne
2017-10-12 21:28 ` [OpenRISC] " Richard Henderson
2017-10-12 21:28 ` Richard Henderson
2017-08-23 5:57 ` [OpenRISC] [PATCH 5/5] openrisc: Only kick cpu on timeout, not on update Stafford Horne
2017-08-23 5:57 ` [Qemu-devel] " Stafford Horne
2017-10-12 21:28 ` [OpenRISC] " Richard Henderson
2017-10-12 21:28 ` Richard Henderson
2017-10-07 0:21 ` [OpenRISC] [PATCH 0/5] OpenRISC SMP Support Stafford Horne
2017-10-07 0:21 ` [Qemu-devel] " Stafford Horne
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1503467674.git.shorne@gmail.com \
--to=shorne@gmail.com \
--cc=openrisc@lists.librecores.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.