From: Jani Nikula <jani.nikula@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: jani.nikula@intel.com
Subject: [Intel-gfx] [v4.1 00/16] drm/i915/dsi: enable DSC
Date: Tue, 10 Dec 2019 12:50:44 +0200 [thread overview]
Message-ID: <cover.1575974743.git.jani.nikula@intel.com> (raw)
v4.1 of https://patchwork.freedesktop.org/series/69540/
I screwed up the state readout, need to check for source support for DSC
(d'oh!) and that the relevant domain has power (d'oh!). CI to the
rescue.
Added patch 7 and updated patch 8 to fix this. Didn't trust patchwork to
figure this out by replying to the previous version, so unfortunately
you'll get the whole series. Only slightly modified so series v4.1. ;)
BR,
Jani.
Jani Nikula (15):
drm/i915/bios: pass devdata to parse_ddi_port
drm/i915/bios: parse compression parameters block
drm/i915/bios: add support for querying DSC details for encoder
drm/i915/dsc: move DP specific compute params to intel_dp.c
drm/i915/dsc: move slice height calculation to encoder
drm/i915/dsc: add support for computing and writing PPS for DSI
encoders
drm/i915/dsc: make DSC source support helper generic
drm/i915/dsc: add basic hardware state readout support
drm/i915/dsi: set pipe_bpp on ICL configure config
drm/i915/dsi: abstract afe_clk calculation
drm/i915/dsi: use afe_clk() instead of intel_dsi_bitrate()
drm/i915/dsi: take compression into account in afe_clk()
drm/i915/dsi: use compressed pixel format with DSC
drm/i915/dsi: account for DSC in horizontal timings
drm/i915/dsi: add support for DSC
Vandita Kulkarni (1):
drm/i915/dsi: Fix state mismatch warns for horizontal timings with DSC
drivers/gpu/drm/i915/display/icl_dsi.c | 198 ++++++++++++++----
drivers/gpu/drm/i915/display/intel_bios.c | 167 ++++++++++++++-
drivers/gpu/drm/i915/display/intel_bios.h | 5 +
drivers/gpu/drm/i915/display/intel_ddi.c | 2 +
drivers/gpu/drm/i915/display/intel_display.c | 4 +
drivers/gpu/drm/i915/display/intel_dp.c | 86 ++++++--
drivers/gpu/drm/i915/display/intel_vbt_defs.h | 2 +-
drivers/gpu/drm/i915/display/intel_vdsc.c | 140 ++++++++-----
drivers/gpu/drm/i915/display/intel_vdsc.h | 4 +
9 files changed, 484 insertions(+), 124 deletions(-)
--
2.20.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2019-12-10 10:51 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-12-10 10:50 Jani Nikula [this message]
2019-12-10 10:50 ` [Intel-gfx] [v4.1 01/16] drm/i915/bios: pass devdata to parse_ddi_port Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 02/16] drm/i915/bios: parse compression parameters block Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 03/16] drm/i915/bios: add support for querying DSC details for encoder Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 04/16] drm/i915/dsc: move DP specific compute params to intel_dp.c Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 05/16] drm/i915/dsc: move slice height calculation to encoder Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 06/16] drm/i915/dsc: add support for computing and writing PPS for DSI encoders Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 07/16] drm/i915/dsc: make DSC source support helper generic Jani Nikula
2019-12-10 23:04 ` Manasi Navare
2019-12-10 10:50 ` [Intel-gfx] [v4.1 08/16] drm/i915/dsc: add basic hardware state readout support Jani Nikula
2019-12-10 23:13 ` Manasi Navare
2019-12-11 6:39 ` Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 09/16] drm/i915/dsi: set pipe_bpp on ICL configure config Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 10/16] drm/i915/dsi: abstract afe_clk calculation Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 11/16] drm/i915/dsi: use afe_clk() instead of intel_dsi_bitrate() Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 12/16] drm/i915/dsi: take compression into account in afe_clk() Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 13/16] drm/i915/dsi: use compressed pixel format with DSC Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 14/16] drm/i915/dsi: account for DSC in horizontal timings Jani Nikula
2019-12-10 10:50 ` [Intel-gfx] [v4.1 15/16] drm/i915/dsi: Fix state mismatch warns for horizontal timings with DSC Jani Nikula
2019-12-10 10:51 ` [Intel-gfx] [v4.1 16/16] drm/i915/dsi: add support for DSC Jani Nikula
2019-12-11 5:51 ` Kulkarni, Vandita
2019-12-11 6:40 ` Jani Nikula
2019-12-10 18:20 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/dsi: enable DSC (rev7) Patchwork
2019-12-10 18:55 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2019-12-11 1:24 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1575974743.git.jani.nikula@intel.com \
--to=jani.nikula@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.