From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
To: "Andreas Färber" <afaerber@suse.de>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Rob Herring" <robh+dt@kernel.org>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: [PATCH 0/4] Add initial support for RoseapplePi SBC
Date: Mon, 15 Jun 2020 03:00:17 +0300 [thread overview]
Message-ID: <cover.1592123160.git.cristian.ciocaltea@gmail.com> (raw)
This patchset enables basic support for RoseapplePi, relying exclusively
on the existing infrastructure for the Actions Semi Sxx SoCs (thank you
Andreas and Manni for making this possible).
The SBC is powered by the Actions Semi S500 SoC and comes with 2GB RAM,
uSD slot and optional eMMC storage. For more details, please check:
http://roseapplepi.org/index.php/spec/
The upcoming patches will improve this initial support by adding the
missing bits and pieces to the S500 clock management unit, which is a
prerequisite for providing an S500 pinctrl and gpio driver, in order to
eventually enable access to additional functionality like I2C and MMC.
Thanks and regards,
Cristian Ciocaltea
Cristian Ciocaltea (4):
arm: dts: owl-s500: Fix incorrect PPI interrupt specifiers
dt-bindings: Add vendor prefix for RoseapplePi.org
dt-bindings: arm: actions: Document RoseapplePi
arm: dts: owl-s500: Add RoseapplePi
.../devicetree/bindings/arm/actions.yaml | 1 +
.../devicetree/bindings/vendor-prefixes.yaml | 2 +
arch/arm/boot/dts/Makefile | 1 +
arch/arm/boot/dts/owl-s500-roseapplepi.dts | 47 +++++++++++++++++++
arch/arm/boot/dts/owl-s500.dtsi | 6 +--
5 files changed, 54 insertions(+), 3 deletions(-)
create mode 100644 arch/arm/boot/dts/owl-s500-roseapplepi.dts
--
2.27.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Cristian Ciocaltea <cristian.ciocaltea@gmail.com>
To: "Andreas Färber" <afaerber@suse.de>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Rob Herring" <robh+dt@kernel.org>
Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: [PATCH 0/4] Add initial support for RoseapplePi SBC
Date: Mon, 15 Jun 2020 03:00:17 +0300 [thread overview]
Message-ID: <cover.1592123160.git.cristian.ciocaltea@gmail.com> (raw)
This patchset enables basic support for RoseapplePi, relying exclusively
on the existing infrastructure for the Actions Semi Sxx SoCs (thank you
Andreas and Manni for making this possible).
The SBC is powered by the Actions Semi S500 SoC and comes with 2GB RAM,
uSD slot and optional eMMC storage. For more details, please check:
http://roseapplepi.org/index.php/spec/
The upcoming patches will improve this initial support by adding the
missing bits and pieces to the S500 clock management unit, which is a
prerequisite for providing an S500 pinctrl and gpio driver, in order to
eventually enable access to additional functionality like I2C and MMC.
Thanks and regards,
Cristian Ciocaltea
Cristian Ciocaltea (4):
arm: dts: owl-s500: Fix incorrect PPI interrupt specifiers
dt-bindings: Add vendor prefix for RoseapplePi.org
dt-bindings: arm: actions: Document RoseapplePi
arm: dts: owl-s500: Add RoseapplePi
.../devicetree/bindings/arm/actions.yaml | 1 +
.../devicetree/bindings/vendor-prefixes.yaml | 2 +
arch/arm/boot/dts/Makefile | 1 +
arch/arm/boot/dts/owl-s500-roseapplepi.dts | 47 +++++++++++++++++++
arch/arm/boot/dts/owl-s500.dtsi | 6 +--
5 files changed, 54 insertions(+), 3 deletions(-)
create mode 100644 arch/arm/boot/dts/owl-s500-roseapplepi.dts
--
2.27.0
next reply other threads:[~2020-06-15 0:00 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-15 0:00 Cristian Ciocaltea [this message]
2020-06-15 0:00 ` [PATCH 0/4] Add initial support for RoseapplePi SBC Cristian Ciocaltea
2020-06-15 0:19 ` [PATCH 1/4] arm: dts: owl-s500: Fix incorrect PPI interrupt specifiers Cristian Ciocaltea
2020-06-15 0:19 ` Cristian Ciocaltea
2020-08-27 6:29 ` Peter Korsgaard
2020-08-27 6:29 ` Peter Korsgaard
2020-08-27 10:37 ` Cristian Ciocaltea
2020-08-27 10:37 ` Cristian Ciocaltea
2020-06-15 0:19 ` [PATCH 2/4] dt-bindings: Add vendor prefix for RoseapplePi.org Cristian Ciocaltea
2020-07-15 18:15 ` Rob Herring
2020-06-15 0:19 ` [PATCH 3/4] dt-bindings: arm: actions: Document RoseapplePi Cristian Ciocaltea
2020-06-15 0:19 ` Cristian Ciocaltea
2020-07-15 18:16 ` Rob Herring
2020-07-15 18:16 ` Rob Herring
2020-06-15 0:19 ` [PATCH 4/4] arm: dts: owl-s500: Add RoseapplePi Cristian Ciocaltea
2020-06-15 0:19 ` Cristian Ciocaltea
2020-08-27 6:44 ` Peter Korsgaard
2020-08-27 6:44 ` Peter Korsgaard
2020-08-27 14:15 ` Cristian Ciocaltea
2020-08-27 14:15 ` Cristian Ciocaltea
2020-08-27 17:17 ` Peter Korsgaard
2020-08-27 17:17 ` Peter Korsgaard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1592123160.git.cristian.ciocaltea@gmail.com \
--to=cristian.ciocaltea@gmail.com \
--cc=afaerber@suse.de \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.