All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jani Nikula <jani.nikula@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org, ville.syrjala@linux.intel.com,
	jani.nikula@intel.com
Subject: [Intel-gfx] [PATCH v2 0/6] drm/displayid: VESA vendor block and drm/i915 MSO use of it
Date: Tue, 31 Aug 2021 17:17:29 +0300	[thread overview]
Message-ID: <cover.1630419362.git.jani.nikula@intel.com> (raw)

v2 of https://patchwork.freedesktop.org/series/94161/ with the VESA OUI
check and an OUI helper patch added.

Jani Nikula (6):
  drm/displayid: re-align data block macros
  drm/displayid: add DisplayID v2.0 data blocks and primary use cases
  drm/edid: abstract OUI conversion to 24-bit int
  drm/edid: parse the DisplayID v2.0 VESA vendor block for MSO
  drm/i915/edp: postpone MSO init until after EDID read
  drm/i915/edp: use MSO pixel overlap from DisplayID data

 drivers/gpu/drm/drm_edid.c              |  89 ++++++++++++++++++---
 drivers/gpu/drm/i915/display/intel_dp.c |  14 ++--
 include/drm/drm_connector.h             |  12 +++
 include/drm/drm_displayid.h             | 101 +++++++++++++++++-------
 4 files changed, 172 insertions(+), 44 deletions(-)

-- 
2.30.2


WARNING: multiple messages have this Message-ID (diff)
From: Jani Nikula <jani.nikula@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org, ville.syrjala@linux.intel.com,
	jani.nikula@intel.com
Subject: [PATCH v2 0/6] drm/displayid: VESA vendor block and drm/i915 MSO use of it
Date: Tue, 31 Aug 2021 17:17:29 +0300	[thread overview]
Message-ID: <cover.1630419362.git.jani.nikula@intel.com> (raw)

v2 of https://patchwork.freedesktop.org/series/94161/ with the VESA OUI
check and an OUI helper patch added.

Jani Nikula (6):
  drm/displayid: re-align data block macros
  drm/displayid: add DisplayID v2.0 data blocks and primary use cases
  drm/edid: abstract OUI conversion to 24-bit int
  drm/edid: parse the DisplayID v2.0 VESA vendor block for MSO
  drm/i915/edp: postpone MSO init until after EDID read
  drm/i915/edp: use MSO pixel overlap from DisplayID data

 drivers/gpu/drm/drm_edid.c              |  89 ++++++++++++++++++---
 drivers/gpu/drm/i915/display/intel_dp.c |  14 ++--
 include/drm/drm_connector.h             |  12 +++
 include/drm/drm_displayid.h             | 101 +++++++++++++++++-------
 4 files changed, 172 insertions(+), 44 deletions(-)

-- 
2.30.2


             reply	other threads:[~2021-08-31 14:17 UTC|newest]

Thread overview: 37+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-08-31 14:17 Jani Nikula [this message]
2021-08-31 14:17 ` [PATCH v2 0/6] drm/displayid: VESA vendor block and drm/i915 MSO use of it Jani Nikula
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 1/6] drm/displayid: re-align data block macros Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  5:31   ` [Intel-gfx] " Shankar, Uma
2021-09-13  5:31     ` Shankar, Uma
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 2/6] drm/displayid: add DisplayID v2.0 data blocks and primary use cases Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  5:33   ` [Intel-gfx] " Shankar, Uma
2021-09-13  5:33     ` Shankar, Uma
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 3/6] drm/edid: abstract OUI conversion to 24-bit int Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  5:35   ` [Intel-gfx] " Shankar, Uma
2021-09-13  5:35     ` Shankar, Uma
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 4/6] drm/edid: parse the DisplayID v2.0 VESA vendor block for MSO Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  6:23   ` [Intel-gfx] " Shankar, Uma
2021-09-13  6:23     ` Shankar, Uma
2021-09-13  9:30     ` [Intel-gfx] " Jani Nikula
2021-09-13  9:30       ` Jani Nikula
2021-09-13 11:21       ` [Intel-gfx] " Shankar, Uma
2021-09-13 11:21         ` Shankar, Uma
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 5/6] drm/i915/edp: postpone MSO init until after EDID read Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  6:24   ` [Intel-gfx] " Shankar, Uma
2021-09-13  6:24     ` Shankar, Uma
2021-08-31 14:17 ` [Intel-gfx] [PATCH v2 6/6] drm/i915/edp: use MSO pixel overlap from DisplayID data Jani Nikula
2021-08-31 14:17   ` Jani Nikula
2021-09-13  6:26   ` [Intel-gfx] " Shankar, Uma
2021-09-13  6:26     ` Shankar, Uma
2021-08-31 15:31 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/displayid: VESA vendor block and drm/i915 MSO use of it (rev2) Patchwork
2021-08-31 15:59 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-08-31 19:36 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2021-09-13 16:45 ` [Intel-gfx] [PATCH v2 0/6] drm/displayid: VESA vendor block and drm/i915 MSO use of it Jani Nikula
2021-09-13 16:45   ` Jani Nikula
2021-09-14  8:29   ` [Intel-gfx] " Maxime Ripard
2021-09-14  8:29     ` Maxime Ripard

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cover.1630419362.git.jani.nikula@intel.com \
    --to=jani.nikula@intel.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.