* [PATCH 0/4] Add Sophgo x8/x4 EVB Board support
@ 2025-05-09 18:13 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Sophgo x8/x4 EVB [1][2] is a prototype board based on SOPHON SG2042 [3].
There are many of these two boards in the hands of developers.
Currently supports serial port, sdcard/emmc, pwm, fan speed control.
Added ethernet support based on [4].
Thanks,
Han
[1]: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB
[2]: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB
[3]: https://en.sophgo.com/product/introduce/sg2042.html
[4]: https://lore.kernel.org/all/20250506093256.1107770-5-inochiama@gmail.com/
Han Gao (4):
dt-bindings: riscv: add Sophgo x8 EVB bindings
riscv: dts: sophgo: add Sophgo x8 EVB board device tree
dt-bindings: riscv: add Sophgo x4 EVB bindings
riscv: dts: sophgo: add Sophgo x4 EVB board device tree
.../devicetree/bindings/riscv/sophgo.yaml | 2 +
arch/riscv/boot/dts/sophgo/Makefile | 2 +
.../boot/dts/sophgo/sg2042-sophgo-x4evb.dts | 235 +++++++++++++++++
.../boot/dts/sophgo/sg2042-sophgo-x8evb.dts | 247 ++++++++++++++++++
4 files changed, 486 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
base-commit: 550de367614f7a9a0c1d40d7e19764aa9305009a
prerequisite-patch-id: 7a82e319b011e5d0486a6ef4216d931d671c9f53
prerequisite-patch-id: 5a30fb99ec483c1f5a8dca97df862c3a042c9027
prerequisite-patch-id: e0da79790a934916d9fc39c18e8e98c9596d27ab
prerequisite-patch-id: 84d1e1637549f632729eaeb7cf935ca78a642fe3
--
2.47.2
^ permalink raw reply [flat|nested] 26+ messages in thread
* [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-09 18:13 ` Han Gao
@ 2025-05-09 18:13 ` Han Gao
-1 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Add DT binding documentation for the Sophgo x8 EVB board [1].
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
index a14cb10ff3f0..ee244c9f75cc 100644
--- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
+++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
@@ -34,6 +34,7 @@ properties:
- items:
- enum:
- milkv,pioneer
+ - sophgo,sg2042-x8evb
- const: sophgo,sg2042
additionalProperties: true
--
2.47.2
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 26+ messages in thread* [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-09 18:13 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Add DT binding documentation for the Sophgo x8 EVB board [1].
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
index a14cb10ff3f0..ee244c9f75cc 100644
--- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
+++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
@@ -34,6 +34,7 @@ properties:
- items:
- enum:
- milkv,pioneer
+ - sophgo,sg2042-x8evb
- const: sophgo,sg2042
additionalProperties: true
--
2.47.2
^ permalink raw reply related [flat|nested] 26+ messages in thread* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-09 18:13 ` Han Gao
@ 2025-05-12 23:34 ` Chen Wang
-1 siblings, 0 replies; 26+ messages in thread
From: Chen Wang @ 2025-05-12 23:34 UTC (permalink / raw)
To: Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
On 2025/5/10 2:13, Han Gao wrote:
> Add DT binding documentation for the Sophgo x8 EVB board [1].
>
> Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
>
> Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> ---
> Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> index a14cb10ff3f0..ee244c9f75cc 100644
> --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> @@ -34,6 +34,7 @@ properties:
> - items:
> - enum:
> - milkv,pioneer
> + - sophgo,sg2042-x8evb
I wonder the product name is x8evb or sg2042-x8evb?
The same question to x4evb.
Regards,
Chen
> - const: sophgo,sg2042
>
> additionalProperties: true
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-12 23:34 ` Chen Wang
0 siblings, 0 replies; 26+ messages in thread
From: Chen Wang @ 2025-05-12 23:34 UTC (permalink / raw)
To: Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
On 2025/5/10 2:13, Han Gao wrote:
> Add DT binding documentation for the Sophgo x8 EVB board [1].
>
> Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
>
> Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> ---
> Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> index a14cb10ff3f0..ee244c9f75cc 100644
> --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> @@ -34,6 +34,7 @@ properties:
> - items:
> - enum:
> - milkv,pioneer
> + - sophgo,sg2042-x8evb
I wonder the product name is x8evb or sg2042-x8evb?
The same question to x4evb.
Regards,
Chen
> - const: sophgo,sg2042
>
> additionalProperties: true
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-12 23:34 ` Chen Wang
@ 2025-05-13 6:48 ` Han Gao
-1 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-13 6:48 UTC (permalink / raw)
To: Chen Wang, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
I hope it is sg2042-x8evb.
Sophgo is also making EVB boards for sg2044.
I think a distinction needs to be made here.
Regards,
Han
On Tue, May 13, 2025 at 7:35 AM Chen Wang <unicorn_wang@outlook.com> wrote:
>
>
> On 2025/5/10 2:13, Han Gao wrote:
> > Add DT binding documentation for the Sophgo x8 EVB board [1].
> >
> > Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
> >
> > Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> > ---
> > Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > index a14cb10ff3f0..ee244c9f75cc 100644
> > --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > @@ -34,6 +34,7 @@ properties:
> > - items:
> > - enum:
> > - milkv,pioneer
> > + - sophgo,sg2042-x8evb
>
> I wonder the product name is x8evb or sg2042-x8evb?
>
> The same question to x4evb.
>
> Regards,
>
> Chen
>
> > - const: sophgo,sg2042
> >
> > additionalProperties: true
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-13 6:48 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-13 6:48 UTC (permalink / raw)
To: Chen Wang, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
I hope it is sg2042-x8evb.
Sophgo is also making EVB boards for sg2044.
I think a distinction needs to be made here.
Regards,
Han
On Tue, May 13, 2025 at 7:35 AM Chen Wang <unicorn_wang@outlook.com> wrote:
>
>
> On 2025/5/10 2:13, Han Gao wrote:
> > Add DT binding documentation for the Sophgo x8 EVB board [1].
> >
> > Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
> >
> > Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> > ---
> > Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > index a14cb10ff3f0..ee244c9f75cc 100644
> > --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > @@ -34,6 +34,7 @@ properties:
> > - items:
> > - enum:
> > - milkv,pioneer
> > + - sophgo,sg2042-x8evb
>
> I wonder the product name is x8evb or sg2042-x8evb?
>
> The same question to x4evb.
>
> Regards,
>
> Chen
>
> > - const: sophgo,sg2042
> >
> > additionalProperties: true
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-13 6:48 ` Han Gao
@ 2025-05-13 9:49 ` Inochi Amaoto
-1 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 9:49 UTC (permalink / raw)
To: Han Gao, Chen Wang, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> I hope it is sg2042-x8evb.
>
> Sophgo is also making EVB boards for sg2044.
>
> I think a distinction needs to be made here.
>
SG2044 evb has a formal name like srd3-10, but I think it should
have a sg2044 prefix. as the name printing on the board has a
sg2042 prefix.
But there is something needed to be checked, like whether the "x8evb"
should be "evb-1.0" and "x4evb" should be "evb-2.0".
Regards,
Inochi
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-13 9:49 ` Inochi Amaoto
0 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 9:49 UTC (permalink / raw)
To: Han Gao, Chen Wang, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Inochi Amaoto,
Paul Walmsley, Palmer Dabbelt, Albert Ou, Alexandre Ghiti,
Thomas Bonnefille, Guo Ren, Chao Wei, sophgo, linux-riscv,
linux-kernel
On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> I hope it is sg2042-x8evb.
>
> Sophgo is also making EVB boards for sg2044.
>
> I think a distinction needs to be made here.
>
SG2044 evb has a formal name like srd3-10, but I think it should
have a sg2044 prefix. as the name printing on the board has a
sg2042 prefix.
But there is something needed to be checked, like whether the "x8evb"
should be "evb-1.0" and "x4evb" should be "evb-2.0".
Regards,
Inochi
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-13 9:49 ` Inochi Amaoto
@ 2025-05-13 9:59 ` Chen Wang
-1 siblings, 0 replies; 26+ messages in thread
From: Chen Wang @ 2025-05-13 9:59 UTC (permalink / raw)
To: Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On 2025/5/13 17:49, Inochi Amaoto wrote:
> On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
>> I hope it is sg2042-x8evb.
>>
>> Sophgo is also making EVB boards for sg2044.
>>
>> I think a distinction needs to be made here.
>>
> SG2044 evb has a formal name like srd3-10, but I think it should
> have a sg2044 prefix. as the name printing on the board has a
> sg2042 prefix.
sg2042 prefix? :)
>
> But there is something needed to be checked, like whether the "x8evb"
> should be "evb-1.0" and "x4evb" should be "evb-2.0".
>
> Regards,
> Inochi
Agreed. To avoid confusion, it is best not to define the official
product name yourself, but to confirm with the vendor (here is sophgo)
or have them provide it, just like "srd3-10", we contacted sophgo's
marketing staff and they provided it.
Chen
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-13 9:59 ` Chen Wang
0 siblings, 0 replies; 26+ messages in thread
From: Chen Wang @ 2025-05-13 9:59 UTC (permalink / raw)
To: Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On 2025/5/13 17:49, Inochi Amaoto wrote:
> On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
>> I hope it is sg2042-x8evb.
>>
>> Sophgo is also making EVB boards for sg2044.
>>
>> I think a distinction needs to be made here.
>>
> SG2044 evb has a formal name like srd3-10, but I think it should
> have a sg2044 prefix. as the name printing on the board has a
> sg2042 prefix.
sg2042 prefix? :)
>
> But there is something needed to be checked, like whether the "x8evb"
> should be "evb-1.0" and "x4evb" should be "evb-2.0".
>
> Regards,
> Inochi
Agreed. To avoid confusion, it is best not to define the official
product name yourself, but to confirm with the vendor (here is sophgo)
or have them provide it, just like "srd3-10", we contacted sophgo's
marketing staff and they provided it.
Chen
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-13 9:59 ` Chen Wang
@ 2025-05-13 10:06 ` Inochi Amaoto
-1 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 10:06 UTC (permalink / raw)
To: Chen Wang, Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On Tue, May 13, 2025 at 05:59:23PM +0800, Chen Wang wrote:
>
> On 2025/5/13 17:49, Inochi Amaoto wrote:
> > On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> > > I hope it is sg2042-x8evb.
> > >
> > > Sophgo is also making EVB boards for sg2044.
> > >
> > > I think a distinction needs to be made here.
> > >
> > SG2044 evb has a formal name like srd3-10, but I think it should
> > have a sg2044 prefix. as the name printing on the board has a
> > sg2042 prefix.
> sg2042 prefix? :)
Yeah, it prints SG2042_EVB_V2_0.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-13 10:06 ` Inochi Amaoto
0 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 10:06 UTC (permalink / raw)
To: Chen Wang, Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On Tue, May 13, 2025 at 05:59:23PM +0800, Chen Wang wrote:
>
> On 2025/5/13 17:49, Inochi Amaoto wrote:
> > On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> > > I hope it is sg2042-x8evb.
> > >
> > > Sophgo is also making EVB boards for sg2044.
> > >
> > > I think a distinction needs to be made here.
> > >
> > SG2044 evb has a formal name like srd3-10, but I think it should
> > have a sg2044 prefix. as the name printing on the board has a
> > sg2042 prefix.
> sg2042 prefix? :)
Yeah, it prints SG2042_EVB_V2_0.
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
2025-05-13 9:59 ` Chen Wang
@ 2025-05-13 10:07 ` Inochi Amaoto
-1 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 10:07 UTC (permalink / raw)
To: Chen Wang, Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On Tue, May 13, 2025 at 05:59:23PM +0800, Chen Wang wrote:
>
> On 2025/5/13 17:49, Inochi Amaoto wrote:
> > On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> > > I hope it is sg2042-x8evb.
> > >
> > > Sophgo is also making EVB boards for sg2044.
> > >
> > > I think a distinction needs to be made here.
> > >
> > SG2044 evb has a formal name like srd3-10, but I think it should
> > have a sg2044 prefix. as the name printing on the board has a
> > sg2042 prefix.
> sg2042 prefix? :)
You are right, I have make a mistake.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 1/4] dt-bindings: riscv: add Sophgo x8 EVB bindings
@ 2025-05-13 10:07 ` Inochi Amaoto
0 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-13 10:07 UTC (permalink / raw)
To: Chen Wang, Inochi Amaoto, Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Paul Walmsley,
Palmer Dabbelt, Albert Ou, Alexandre Ghiti, Thomas Bonnefille,
Guo Ren, Chao Wei, sophgo, linux-riscv, linux-kernel
On Tue, May 13, 2025 at 05:59:23PM +0800, Chen Wang wrote:
>
> On 2025/5/13 17:49, Inochi Amaoto wrote:
> > On Tue, May 13, 2025 at 02:48:44PM +0800, Han Gao wrote:
> > > I hope it is sg2042-x8evb.
> > >
> > > Sophgo is also making EVB boards for sg2044.
> > >
> > > I think a distinction needs to be made here.
> > >
> > SG2044 evb has a formal name like srd3-10, but I think it should
> > have a sg2044 prefix. as the name printing on the board has a
> > sg2042 prefix.
> sg2042 prefix? :)
You are right, I have make a mistake.
^ permalink raw reply [flat|nested] 26+ messages in thread
* [PATCH 2/4] riscv: dts: sophgo: add Sophgo x8 EVB board device tree
2025-05-09 18:13 ` Han Gao
@ 2025-05-09 18:13 ` Han Gao
-1 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Sophgo x8 EVB [1] is a prototype development board based on SG2042
Currently supports serial port, sdcard/emmc, pwm, fan speed control.
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
arch/riscv/boot/dts/sophgo/Makefile | 1 +
.../boot/dts/sophgo/sg2042-sophgo-x8evb.dts | 247 ++++++++++++++++++
2 files changed, 248 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
diff --git a/arch/riscv/boot/dts/sophgo/Makefile b/arch/riscv/boot/dts/sophgo/Makefile
index 47d4243a8f35..ee6495065521 100644
--- a/arch/riscv/boot/dts/sophgo/Makefile
+++ b/arch/riscv/boot/dts/sophgo/Makefile
@@ -3,3 +3,4 @@ dtb-$(CONFIG_ARCH_SOPHGO) += cv1800b-milkv-duo.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += cv1812h-huashan-pi.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2002-licheerv-nano-b.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-milkv-pioneer.dtb
+dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x8evb.dtb
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
new file mode 100644
index 000000000000..a520b83948b7
--- /dev/null
+++ b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
@@ -0,0 +1,247 @@
+// SPDX-License-Identifier: GPL-2.0 OR MIT
+/*
+ * Copyright (C) 2025 Sophgo Technology Inc. All rights reserved.
+ */
+
+#include "sg2042.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+ model = "Sophgo SG2042 X8 EVB";
+ compatible = "sophgo,sg2042-x8evb", "sophgo,sg2042";
+
+ chosen {
+ stdout-path = "serial0";
+ };
+
+ gpio-power {
+ compatible = "gpio-keys";
+
+ key-power {
+ label = "Power Key";
+ linux,code = <KEY_POWER>;
+ gpios = <&port0a 22 GPIO_ACTIVE_HIGH>;
+ linux,input-type = <EV_KEY>;
+ debounce-interval = <100>;
+ };
+ };
+};
+
+&cgi_main {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll0 {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll1 {
+ clock-frequency = <25000000>;
+};
+
+&emmc {
+ pinctrl-0 = <&emmc_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-sd;
+ non-removable;
+ wp-inverted;
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-0 = <&i2c1_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+
+ mcu: syscon@17 {
+ compatible = "sophgo,sg2042-hwmon-mcu";
+ reg = <0x17>;
+ #thermal-sensor-cells = <1>;
+ };
+};
+
+&gmac0 {
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-id";
+ status = "okay";
+
+ mdio {
+ phy0: phy@0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <0>;
+ reset-gpios = <&port0a 27 GPIO_ACTIVE_LOW>;
+ reset-assert-us = <100000>;
+ reset-deassert-us = <100000>;
+ };
+ };
+};
+
+&pinctrl {
+ emmc_cfg: sdhci-emmc-cfg {
+ sdhci-emmc-wp-pins {
+ pinmux = <PINMUX(PIN_EMMC_WP, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+
+ sdhci-emmc-cd-pins {
+ pinmux = <PINMUX(PIN_EMMC_CD, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-emmc-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_EMMC_RST, 0)>,
+ <PINMUX(PIN_EMMC_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ i2c1_cfg: i2c1-cfg {
+ i2c1-pins {
+ pinmux = <PINMUX(PIN_IIC1_SDA, 0)>,
+ <PINMUX(PIN_IIC1_SCL, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+
+ sd_cfg: sdhci-sd-cfg {
+ sdhci-sd-cd-wp-pins {
+ pinmux = <PINMUX(PIN_SDIO_CD, 0)>,
+ <PINMUX(PIN_SDIO_WP, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-sd-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_SDIO_RST, 0)>,
+ <PINMUX(PIN_SDIO_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ uart0_cfg: uart0-cfg {
+ uart0-rx-pins {
+ pinmux = <PINMUX(PIN_UART0_TX, 0)>,
+ <PINMUX(PIN_UART0_RX, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+};
+
+&sd {
+ pinctrl-0 = <&sd_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-mmc;
+ wp-inverted;
+ status = "okay";
+};
+
+&uart0 {
+ pinctrl-0 = <&uart0_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+};
+
+/ {
+ pwmfan: pwm-fan {
+ compatible = "pwm-fan";
+ cooling-levels = <103 128 179 230 255>;
+ pwms = <&pwm 0 40000 0>;
+ #cooling-cells = <2>;
+ };
+
+ thermal-zones {
+ soc-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 0>;
+
+ trips {
+ soc_active1: soc-active1 {
+ temperature = <30000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+
+ soc_active2: soc-active2 {
+ temperature = <58000>;
+ hysteresis = <12000>;
+ type = "active";
+ };
+
+ soc_active3: soc-active3 {
+ temperature = <70000>;
+ hysteresis = <10000>;
+ type = "active";
+ };
+
+ soc_hot: soc-hot {
+ temperature = <80000>;
+ hysteresis = <5000>;
+ type = "hot";
+ };
+ };
+
+ cooling-maps {
+ map0 {
+ trip = <&soc_active1>;
+ cooling-device = <&pwmfan 0 1>;
+ };
+
+ map1 {
+ trip = <&soc_active2>;
+ cooling-device = <&pwmfan 1 2>;
+ };
+
+ map2 {
+ trip = <&soc_active3>;
+ cooling-device = <&pwmfan 2 3>;
+ };
+
+ map3 {
+ trip = <&soc_hot>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+
+ board-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 1>;
+
+ trips {
+ board_active: board-active {
+ temperature = <75000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+ };
+
+ cooling-maps {
+ map4 {
+ trip = <&board_active>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+ };
+};
--
2.47.2
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 26+ messages in thread* [PATCH 2/4] riscv: dts: sophgo: add Sophgo x8 EVB board device tree
@ 2025-05-09 18:13 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Sophgo x8 EVB [1] is a prototype development board based on SG2042
Currently supports serial port, sdcard/emmc, pwm, fan speed control.
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x8-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
arch/riscv/boot/dts/sophgo/Makefile | 1 +
.../boot/dts/sophgo/sg2042-sophgo-x8evb.dts | 247 ++++++++++++++++++
2 files changed, 248 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
diff --git a/arch/riscv/boot/dts/sophgo/Makefile b/arch/riscv/boot/dts/sophgo/Makefile
index 47d4243a8f35..ee6495065521 100644
--- a/arch/riscv/boot/dts/sophgo/Makefile
+++ b/arch/riscv/boot/dts/sophgo/Makefile
@@ -3,3 +3,4 @@ dtb-$(CONFIG_ARCH_SOPHGO) += cv1800b-milkv-duo.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += cv1812h-huashan-pi.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2002-licheerv-nano-b.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-milkv-pioneer.dtb
+dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x8evb.dtb
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
new file mode 100644
index 000000000000..a520b83948b7
--- /dev/null
+++ b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x8evb.dts
@@ -0,0 +1,247 @@
+// SPDX-License-Identifier: GPL-2.0 OR MIT
+/*
+ * Copyright (C) 2025 Sophgo Technology Inc. All rights reserved.
+ */
+
+#include "sg2042.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+ model = "Sophgo SG2042 X8 EVB";
+ compatible = "sophgo,sg2042-x8evb", "sophgo,sg2042";
+
+ chosen {
+ stdout-path = "serial0";
+ };
+
+ gpio-power {
+ compatible = "gpio-keys";
+
+ key-power {
+ label = "Power Key";
+ linux,code = <KEY_POWER>;
+ gpios = <&port0a 22 GPIO_ACTIVE_HIGH>;
+ linux,input-type = <EV_KEY>;
+ debounce-interval = <100>;
+ };
+ };
+};
+
+&cgi_main {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll0 {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll1 {
+ clock-frequency = <25000000>;
+};
+
+&emmc {
+ pinctrl-0 = <&emmc_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-sd;
+ non-removable;
+ wp-inverted;
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-0 = <&i2c1_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+
+ mcu: syscon@17 {
+ compatible = "sophgo,sg2042-hwmon-mcu";
+ reg = <0x17>;
+ #thermal-sensor-cells = <1>;
+ };
+};
+
+&gmac0 {
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-id";
+ status = "okay";
+
+ mdio {
+ phy0: phy@0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <0>;
+ reset-gpios = <&port0a 27 GPIO_ACTIVE_LOW>;
+ reset-assert-us = <100000>;
+ reset-deassert-us = <100000>;
+ };
+ };
+};
+
+&pinctrl {
+ emmc_cfg: sdhci-emmc-cfg {
+ sdhci-emmc-wp-pins {
+ pinmux = <PINMUX(PIN_EMMC_WP, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+
+ sdhci-emmc-cd-pins {
+ pinmux = <PINMUX(PIN_EMMC_CD, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-emmc-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_EMMC_RST, 0)>,
+ <PINMUX(PIN_EMMC_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ i2c1_cfg: i2c1-cfg {
+ i2c1-pins {
+ pinmux = <PINMUX(PIN_IIC1_SDA, 0)>,
+ <PINMUX(PIN_IIC1_SCL, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+
+ sd_cfg: sdhci-sd-cfg {
+ sdhci-sd-cd-wp-pins {
+ pinmux = <PINMUX(PIN_SDIO_CD, 0)>,
+ <PINMUX(PIN_SDIO_WP, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-sd-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_SDIO_RST, 0)>,
+ <PINMUX(PIN_SDIO_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ uart0_cfg: uart0-cfg {
+ uart0-rx-pins {
+ pinmux = <PINMUX(PIN_UART0_TX, 0)>,
+ <PINMUX(PIN_UART0_RX, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+};
+
+&sd {
+ pinctrl-0 = <&sd_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-mmc;
+ wp-inverted;
+ status = "okay";
+};
+
+&uart0 {
+ pinctrl-0 = <&uart0_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+};
+
+/ {
+ pwmfan: pwm-fan {
+ compatible = "pwm-fan";
+ cooling-levels = <103 128 179 230 255>;
+ pwms = <&pwm 0 40000 0>;
+ #cooling-cells = <2>;
+ };
+
+ thermal-zones {
+ soc-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 0>;
+
+ trips {
+ soc_active1: soc-active1 {
+ temperature = <30000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+
+ soc_active2: soc-active2 {
+ temperature = <58000>;
+ hysteresis = <12000>;
+ type = "active";
+ };
+
+ soc_active3: soc-active3 {
+ temperature = <70000>;
+ hysteresis = <10000>;
+ type = "active";
+ };
+
+ soc_hot: soc-hot {
+ temperature = <80000>;
+ hysteresis = <5000>;
+ type = "hot";
+ };
+ };
+
+ cooling-maps {
+ map0 {
+ trip = <&soc_active1>;
+ cooling-device = <&pwmfan 0 1>;
+ };
+
+ map1 {
+ trip = <&soc_active2>;
+ cooling-device = <&pwmfan 1 2>;
+ };
+
+ map2 {
+ trip = <&soc_active3>;
+ cooling-device = <&pwmfan 2 3>;
+ };
+
+ map3 {
+ trip = <&soc_hot>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+
+ board-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 1>;
+
+ trips {
+ board_active: board-active {
+ temperature = <75000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+ };
+
+ cooling-maps {
+ map4 {
+ trip = <&board_active>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+ };
+};
--
2.47.2
^ permalink raw reply related [flat|nested] 26+ messages in thread
* [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
2025-05-09 18:13 ` Han Gao
@ 2025-05-09 18:13 ` Han Gao
-1 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Add DT binding documentation for the Sophgo x4 EVB board [1].
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
index ee244c9f75cc..0f93f4cbfc6c 100644
--- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
+++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
@@ -35,6 +35,7 @@ properties:
- enum:
- milkv,pioneer
- sophgo,sg2042-x8evb
+ - sophgo,sg2042-x4evb
- const: sophgo,sg2042
additionalProperties: true
--
2.47.2
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 26+ messages in thread* [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
@ 2025-05-09 18:13 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Add DT binding documentation for the Sophgo x4 EVB board [1].
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
index ee244c9f75cc..0f93f4cbfc6c 100644
--- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
+++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
@@ -35,6 +35,7 @@ properties:
- enum:
- milkv,pioneer
- sophgo,sg2042-x8evb
+ - sophgo,sg2042-x4evb
- const: sophgo,sg2042
additionalProperties: true
--
2.47.2
^ permalink raw reply related [flat|nested] 26+ messages in thread* Re: [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
2025-05-09 18:13 ` Han Gao
@ 2025-05-09 22:37 ` Inochi Amaoto
-1 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-09 22:37 UTC (permalink / raw)
To: Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Thomas Bonnefille, Guo Ren, Chao Wei, sophgo,
linux-riscv, linux-kernel
On Sat, May 10, 2025 at 02:13:29AM +0800, Han Gao wrote:
> Add DT binding documentation for the Sophgo x4 EVB board [1].
>
> Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
>
> Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> ---
> Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> index ee244c9f75cc..0f93f4cbfc6c 100644
> --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> @@ -35,6 +35,7 @@ properties:
> - enum:
> - milkv,pioneer
> - sophgo,sg2042-x8evb
> + - sophgo,sg2042-x4evb
> - const: sophgo,sg2042
>
> additionalProperties: true
> --
> 2.47.2
>
Please keep alphabetical order.
Regards,
Inochi
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
@ 2025-05-09 22:37 ` Inochi Amaoto
0 siblings, 0 replies; 26+ messages in thread
From: Inochi Amaoto @ 2025-05-09 22:37 UTC (permalink / raw)
To: Han Gao, devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Thomas Bonnefille, Guo Ren, Chao Wei, sophgo,
linux-riscv, linux-kernel
On Sat, May 10, 2025 at 02:13:29AM +0800, Han Gao wrote:
> Add DT binding documentation for the Sophgo x4 EVB board [1].
>
> Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
>
> Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> ---
> Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> index ee244c9f75cc..0f93f4cbfc6c 100644
> --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> @@ -35,6 +35,7 @@ properties:
> - enum:
> - milkv,pioneer
> - sophgo,sg2042-x8evb
> + - sophgo,sg2042-x4evb
> - const: sophgo,sg2042
>
> additionalProperties: true
> --
> 2.47.2
>
Please keep alphabetical order.
Regards,
Inochi
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
2025-05-09 22:37 ` Inochi Amaoto
@ 2025-05-12 16:35 ` Conor Dooley
-1 siblings, 0 replies; 26+ messages in thread
From: Conor Dooley @ 2025-05-12 16:35 UTC (permalink / raw)
To: Inochi Amaoto
Cc: Han Gao, devicetree, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Chen Wang, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Thomas Bonnefille, Guo Ren, Chao Wei, sophgo,
linux-riscv, linux-kernel
[-- Attachment #1.1: Type: text/plain, Size: 1212 bytes --]
On Sat, May 10, 2025 at 06:37:00AM +0800, Inochi Amaoto wrote:
> On Sat, May 10, 2025 at 02:13:29AM +0800, Han Gao wrote:
> > Add DT binding documentation for the Sophgo x4 EVB board [1].
> >
> > Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
> >
> > Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> > ---
> > Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > index ee244c9f75cc..0f93f4cbfc6c 100644
> > --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > @@ -35,6 +35,7 @@ properties:
> > - enum:
> > - milkv,pioneer
> > - sophgo,sg2042-x8evb
> > + - sophgo,sg2042-x4evb
> > - const: sophgo,sg2042
> >
> > additionalProperties: true
> > --
> > 2.47.2
> >
>
> Please keep alphabetical order.
Additionally, I think it'd be pretty reasonable to add both of these
compatibles at the same time since they're variants p much.
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
[-- Attachment #2: Type: text/plain, Size: 161 bytes --]
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 26+ messages in thread
* Re: [PATCH 3/4] dt-bindings: riscv: add Sophgo x4 EVB bindings
@ 2025-05-12 16:35 ` Conor Dooley
0 siblings, 0 replies; 26+ messages in thread
From: Conor Dooley @ 2025-05-12 16:35 UTC (permalink / raw)
To: Inochi Amaoto
Cc: Han Gao, devicetree, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Chen Wang, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Thomas Bonnefille, Guo Ren, Chao Wei, sophgo,
linux-riscv, linux-kernel
[-- Attachment #1: Type: text/plain, Size: 1212 bytes --]
On Sat, May 10, 2025 at 06:37:00AM +0800, Inochi Amaoto wrote:
> On Sat, May 10, 2025 at 02:13:29AM +0800, Han Gao wrote:
> > Add DT binding documentation for the Sophgo x4 EVB board [1].
> >
> > Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
> >
> > Signed-off-by: Han Gao <rabenda.cn@gmail.com>
> > ---
> > Documentation/devicetree/bindings/riscv/sophgo.yaml | 1 +
> > 1 file changed, 1 insertion(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/sophgo.yaml b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > index ee244c9f75cc..0f93f4cbfc6c 100644
> > --- a/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/sophgo.yaml
> > @@ -35,6 +35,7 @@ properties:
> > - enum:
> > - milkv,pioneer
> > - sophgo,sg2042-x8evb
> > + - sophgo,sg2042-x4evb
> > - const: sophgo,sg2042
> >
> > additionalProperties: true
> > --
> > 2.47.2
> >
>
> Please keep alphabetical order.
Additionally, I think it'd be pretty reasonable to add both of these
compatibles at the same time since they're variants p much.
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
^ permalink raw reply [flat|nested] 26+ messages in thread
* [PATCH 4/4] riscv: dts: sophgo: add Sophgo x4 EVB board device tree
2025-05-09 18:13 ` Han Gao
@ 2025-05-09 18:13 ` Han Gao
-1 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Sophgo x4 EVB [1] is a prototype development board based on SG2042
Currently supports serial port, sdcard/emmc, pwm, fan speed control.
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
arch/riscv/boot/dts/sophgo/Makefile | 1 +
.../boot/dts/sophgo/sg2042-sophgo-x4evb.dts | 235 ++++++++++++++++++
2 files changed, 236 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
diff --git a/arch/riscv/boot/dts/sophgo/Makefile b/arch/riscv/boot/dts/sophgo/Makefile
index ee6495065521..4d39e644c2d1 100644
--- a/arch/riscv/boot/dts/sophgo/Makefile
+++ b/arch/riscv/boot/dts/sophgo/Makefile
@@ -4,3 +4,4 @@ dtb-$(CONFIG_ARCH_SOPHGO) += cv1812h-huashan-pi.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2002-licheerv-nano-b.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-milkv-pioneer.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x8evb.dtb
+dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x4evb.dtb
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
new file mode 100644
index 000000000000..7165d49c3887
--- /dev/null
+++ b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
@@ -0,0 +1,235 @@
+// SPDX-License-Identifier: GPL-2.0 OR MIT
+/*
+ * Copyright (C) 2025 Sophgo Technology Inc. All rights reserved.
+ */
+
+#include "sg2042.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+ model = "Sophgo SG2042 X4 EVB";
+ compatible = "sophgo,sg2042-x4evb", "sophgo,sg2042";
+
+ chosen {
+ stdout-path = "serial0";
+ };
+};
+
+&cgi_main {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll0 {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll1 {
+ clock-frequency = <25000000>;
+};
+
+&emmc {
+ pinctrl-0 = <&emmc_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-sd;
+ non-removable;
+ wp-inverted;
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-0 = <&i2c1_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+
+ mcu: syscon@17 {
+ compatible = "sophgo,sg2042-hwmon-mcu";
+ reg = <0x17>;
+ #thermal-sensor-cells = <1>;
+ };
+};
+
+&gmac0 {
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-id";
+ status = "okay";
+
+ mdio {
+ phy0: phy@0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <0>;
+ reset-gpios = <&port0a 27 GPIO_ACTIVE_LOW>;
+ reset-assert-us = <100000>;
+ reset-deassert-us = <100000>;
+ };
+ };
+};
+
+&pinctrl {
+ emmc_cfg: sdhci-emmc-cfg {
+ sdhci-emmc-wp-pins {
+ pinmux = <PINMUX(PIN_EMMC_WP, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+
+ sdhci-emmc-cd-pins {
+ pinmux = <PINMUX(PIN_EMMC_CD, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-emmc-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_EMMC_RST, 0)>,
+ <PINMUX(PIN_EMMC_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ i2c1_cfg: i2c1-cfg {
+ i2c1-pins {
+ pinmux = <PINMUX(PIN_IIC1_SDA, 0)>,
+ <PINMUX(PIN_IIC1_SCL, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+
+ sd_cfg: sdhci-sd-cfg {
+ sdhci-sd-cd-wp-pins {
+ pinmux = <PINMUX(PIN_SDIO_CD, 0)>,
+ <PINMUX(PIN_SDIO_WP, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-sd-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_SDIO_RST, 0)>,
+ <PINMUX(PIN_SDIO_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ uart0_cfg: uart0-cfg {
+ uart0-rx-pins {
+ pinmux = <PINMUX(PIN_UART0_TX, 0)>,
+ <PINMUX(PIN_UART0_RX, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+};
+
+&sd {
+ pinctrl-0 = <&sd_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-mmc;
+ wp-inverted;
+ status = "okay";
+};
+
+&uart0 {
+ pinctrl-0 = <&uart0_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+};
+
+/ {
+ pwmfan: pwm-fan {
+ compatible = "pwm-fan";
+ cooling-levels = <103 128 179 230 255>;
+ pwms = <&pwm 0 40000 0>;
+ #cooling-cells = <2>;
+ };
+
+ thermal-zones {
+ soc-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 0>;
+
+ trips {
+ soc_active1: soc-active1 {
+ temperature = <30000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+
+ soc_active2: soc-active2 {
+ temperature = <58000>;
+ hysteresis = <12000>;
+ type = "active";
+ };
+
+ soc_active3: soc-active3 {
+ temperature = <70000>;
+ hysteresis = <10000>;
+ type = "active";
+ };
+
+ soc_hot: soc-hot {
+ temperature = <80000>;
+ hysteresis = <5000>;
+ type = "hot";
+ };
+ };
+
+ cooling-maps {
+ map0 {
+ trip = <&soc_active1>;
+ cooling-device = <&pwmfan 0 1>;
+ };
+
+ map1 {
+ trip = <&soc_active2>;
+ cooling-device = <&pwmfan 1 2>;
+ };
+
+ map2 {
+ trip = <&soc_active3>;
+ cooling-device = <&pwmfan 2 3>;
+ };
+
+ map3 {
+ trip = <&soc_hot>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+
+ board-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 1>;
+
+ trips {
+ board_active: board-active {
+ temperature = <75000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+ };
+
+ cooling-maps {
+ map4 {
+ trip = <&board_active>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+ };
+};
--
2.47.2
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 26+ messages in thread* [PATCH 4/4] riscv: dts: sophgo: add Sophgo x4 EVB board device tree
@ 2025-05-09 18:13 ` Han Gao
0 siblings, 0 replies; 26+ messages in thread
From: Han Gao @ 2025-05-09 18:13 UTC (permalink / raw)
To: devicetree
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Chen Wang,
Inochi Amaoto, Paul Walmsley, Palmer Dabbelt, Albert Ou,
Alexandre Ghiti, Han Gao, Thomas Bonnefille, Guo Ren, Chao Wei,
sophgo, linux-riscv, linux-kernel
Sophgo x4 EVB [1] is a prototype development board based on SG2042
Currently supports serial port, sdcard/emmc, pwm, fan speed control.
Link: https://github.com/sophgo/sophgo-hardware/tree/master/SG2042/SG2042-x4-EVB [1]
Signed-off-by: Han Gao <rabenda.cn@gmail.com>
---
arch/riscv/boot/dts/sophgo/Makefile | 1 +
.../boot/dts/sophgo/sg2042-sophgo-x4evb.dts | 235 ++++++++++++++++++
2 files changed, 236 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
diff --git a/arch/riscv/boot/dts/sophgo/Makefile b/arch/riscv/boot/dts/sophgo/Makefile
index ee6495065521..4d39e644c2d1 100644
--- a/arch/riscv/boot/dts/sophgo/Makefile
+++ b/arch/riscv/boot/dts/sophgo/Makefile
@@ -4,3 +4,4 @@ dtb-$(CONFIG_ARCH_SOPHGO) += cv1812h-huashan-pi.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2002-licheerv-nano-b.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-milkv-pioneer.dtb
dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x8evb.dtb
+dtb-$(CONFIG_ARCH_SOPHGO) += sg2042-sophgo-x4evb.dtb
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
new file mode 100644
index 000000000000..7165d49c3887
--- /dev/null
+++ b/arch/riscv/boot/dts/sophgo/sg2042-sophgo-x4evb.dts
@@ -0,0 +1,235 @@
+// SPDX-License-Identifier: GPL-2.0 OR MIT
+/*
+ * Copyright (C) 2025 Sophgo Technology Inc. All rights reserved.
+ */
+
+#include "sg2042.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+ model = "Sophgo SG2042 X4 EVB";
+ compatible = "sophgo,sg2042-x4evb", "sophgo,sg2042";
+
+ chosen {
+ stdout-path = "serial0";
+ };
+};
+
+&cgi_main {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll0 {
+ clock-frequency = <25000000>;
+};
+
+&cgi_dpll1 {
+ clock-frequency = <25000000>;
+};
+
+&emmc {
+ pinctrl-0 = <&emmc_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-sd;
+ non-removable;
+ wp-inverted;
+ status = "okay";
+};
+
+&i2c1 {
+ pinctrl-0 = <&i2c1_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+
+ mcu: syscon@17 {
+ compatible = "sophgo,sg2042-hwmon-mcu";
+ reg = <0x17>;
+ #thermal-sensor-cells = <1>;
+ };
+};
+
+&gmac0 {
+ phy-handle = <&phy0>;
+ phy-mode = "rgmii-id";
+ status = "okay";
+
+ mdio {
+ phy0: phy@0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <0>;
+ reset-gpios = <&port0a 27 GPIO_ACTIVE_LOW>;
+ reset-assert-us = <100000>;
+ reset-deassert-us = <100000>;
+ };
+ };
+};
+
+&pinctrl {
+ emmc_cfg: sdhci-emmc-cfg {
+ sdhci-emmc-wp-pins {
+ pinmux = <PINMUX(PIN_EMMC_WP, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+
+ sdhci-emmc-cd-pins {
+ pinmux = <PINMUX(PIN_EMMC_CD, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-emmc-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_EMMC_RST, 0)>,
+ <PINMUX(PIN_EMMC_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ i2c1_cfg: i2c1-cfg {
+ i2c1-pins {
+ pinmux = <PINMUX(PIN_IIC1_SDA, 0)>,
+ <PINMUX(PIN_IIC1_SCL, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+
+ sd_cfg: sdhci-sd-cfg {
+ sdhci-sd-cd-wp-pins {
+ pinmux = <PINMUX(PIN_SDIO_CD, 0)>,
+ <PINMUX(PIN_SDIO_WP, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+
+ sdhci-sd-rst-pwr-pins {
+ pinmux = <PINMUX(PIN_SDIO_RST, 0)>,
+ <PINMUX(PIN_SDIO_PWR_EN, 0)>;
+ bias-disable;
+ drive-strength-microamp = <26800>;
+ input-schmitt-disable;
+ };
+ };
+
+ uart0_cfg: uart0-cfg {
+ uart0-rx-pins {
+ pinmux = <PINMUX(PIN_UART0_TX, 0)>,
+ <PINMUX(PIN_UART0_RX, 0)>;
+ bias-pull-up;
+ drive-strength-microamp = <26800>;
+ input-schmitt-enable;
+ };
+ };
+};
+
+&sd {
+ pinctrl-0 = <&sd_cfg>;
+ pinctrl-names = "default";
+ bus-width = <4>;
+ no-sdio;
+ no-mmc;
+ wp-inverted;
+ status = "okay";
+};
+
+&uart0 {
+ pinctrl-0 = <&uart0_cfg>;
+ pinctrl-names = "default";
+ status = "okay";
+};
+
+/ {
+ pwmfan: pwm-fan {
+ compatible = "pwm-fan";
+ cooling-levels = <103 128 179 230 255>;
+ pwms = <&pwm 0 40000 0>;
+ #cooling-cells = <2>;
+ };
+
+ thermal-zones {
+ soc-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 0>;
+
+ trips {
+ soc_active1: soc-active1 {
+ temperature = <30000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+
+ soc_active2: soc-active2 {
+ temperature = <58000>;
+ hysteresis = <12000>;
+ type = "active";
+ };
+
+ soc_active3: soc-active3 {
+ temperature = <70000>;
+ hysteresis = <10000>;
+ type = "active";
+ };
+
+ soc_hot: soc-hot {
+ temperature = <80000>;
+ hysteresis = <5000>;
+ type = "hot";
+ };
+ };
+
+ cooling-maps {
+ map0 {
+ trip = <&soc_active1>;
+ cooling-device = <&pwmfan 0 1>;
+ };
+
+ map1 {
+ trip = <&soc_active2>;
+ cooling-device = <&pwmfan 1 2>;
+ };
+
+ map2 {
+ trip = <&soc_active3>;
+ cooling-device = <&pwmfan 2 3>;
+ };
+
+ map3 {
+ trip = <&soc_hot>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+
+ board-thermal {
+ polling-delay-passive = <1000>;
+ polling-delay = <1000>;
+ thermal-sensors = <&mcu 1>;
+
+ trips {
+ board_active: board-active {
+ temperature = <75000>;
+ hysteresis = <8000>;
+ type = "active";
+ };
+ };
+
+ cooling-maps {
+ map4 {
+ trip = <&board_active>;
+ cooling-device = <&pwmfan 3 4>;
+ };
+ };
+ };
+ };
+};
--
2.47.2
^ permalink raw reply related [flat|nested] 26+ messages in thread