From: <Durai.ManickamKR@microchip.com>
To: <conor@kernel.org>
Cc: <linux-i3c@lists.infradead.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <alexandre.belloni@bootlin.com>,
<Frank.Li@nxp.com>, <robh@kernel.org>, <krzk+dt@kernel.org>,
<conor+dt@kernel.org>, <Balamanikandan.Gunasundar@microchip.com>,
<Nicolas.Ferre@microchip.com>
Subject: Re: [PATCH 0/4] Add Microchip I3C controller
Date: Wed, 10 Sep 2025 06:14:21 +0000 [thread overview]
Message-ID: <d3daaab9-71f5-49e6-b3de-b05339fa7adf@microchip.com> (raw)
In-Reply-To: <20250909-pointy-tanning-8e7b4320979d@spud>
On 10/09/25 01:16, Conor Dooley wrote:
> On Tue, Sep 09, 2025 at 04:43:29PM +0530, Durai Manickam KR wrote:
>> Add support for microchip SAMA7D65 I3C HCI master only IP. This
>> hardware is an instance of the MIPI I3C HCI Controller implementing
>> version 1.0 specification. This driver adds platform-specific
>> support for SAMA7D65 SoC.
>>
>> I3C in master mode supports up to 12.5MHz, SDR mode data transfer in
>> mixed bus mode (I2C and I3C target devices on same i3c bus). It also
>> supports IBI mechanism.
>>
>> Features tested and supported :
>> Standard CCC commands.
>> I3C SDR mode private transfers in PIO mode.
>> I2C transfers in PIO mode.
>> Pure bus mode and mixed bus mode.
>>
>> Testing done:
>> With this patch we are able to fully configure the lsm6dso I3C slave
>> device. Unlike I2C, I hope there is no linux utility to check the
>> various transactions supported in the host controller. These features
>> will be added later on this driver after testing (probably with I3C
>> analyser KIT).
>>
>> Durai Manickam KR (4):
>> clk: at91: sama7d65: add peripheral clock for I3C
>> i3c: master: add Microchip SAMA7D65 I3C HCI master driver
>> ARM: configs: at91: sama7: Add SAMA7D65 I3C HCI master
>> ARM: dts: microchip: add I3C controller
>>
>> arch/arm/boot/dts/microchip/sama7d65.dtsi | 12 +
>> arch/arm/configs/sama7_defconfig | 2 +
>> drivers/clk/at91/sama7d65.c | 5 +-
>> drivers/i3c/master/Kconfig | 14 +
>> drivers/i3c/master/Makefile | 1 +
>> drivers/i3c/master/sama7d65-i3c-hci-master.c | 2705 ++++++++++++++++++
>> 6 files changed, 2737 insertions(+), 2 deletions(-)
>> create mode 100644 drivers/i3c/master/sama7d65-i3c-hci-master.c
Hi Conor,
Was planning to sent along with the review comments received for the i3c
driver. Will add this and send in patch v2 series.
> Where is your dt-binding?
--
linux-i3c mailing list
linux-i3c@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-i3c
WARNING: multiple messages have this Message-ID (diff)
From: <Durai.ManickamKR@microchip.com>
To: <conor@kernel.org>
Cc: <linux-i3c@lists.infradead.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <alexandre.belloni@bootlin.com>,
<Frank.Li@nxp.com>, <robh@kernel.org>, <krzk+dt@kernel.org>,
<conor+dt@kernel.org>, <Balamanikandan.Gunasundar@microchip.com>,
<Nicolas.Ferre@microchip.com>
Subject: Re: [PATCH 0/4] Add Microchip I3C controller
Date: Wed, 10 Sep 2025 06:14:21 +0000 [thread overview]
Message-ID: <d3daaab9-71f5-49e6-b3de-b05339fa7adf@microchip.com> (raw)
In-Reply-To: <20250909-pointy-tanning-8e7b4320979d@spud>
On 10/09/25 01:16, Conor Dooley wrote:
> On Tue, Sep 09, 2025 at 04:43:29PM +0530, Durai Manickam KR wrote:
>> Add support for microchip SAMA7D65 I3C HCI master only IP. This
>> hardware is an instance of the MIPI I3C HCI Controller implementing
>> version 1.0 specification. This driver adds platform-specific
>> support for SAMA7D65 SoC.
>>
>> I3C in master mode supports up to 12.5MHz, SDR mode data transfer in
>> mixed bus mode (I2C and I3C target devices on same i3c bus). It also
>> supports IBI mechanism.
>>
>> Features tested and supported :
>> Standard CCC commands.
>> I3C SDR mode private transfers in PIO mode.
>> I2C transfers in PIO mode.
>> Pure bus mode and mixed bus mode.
>>
>> Testing done:
>> With this patch we are able to fully configure the lsm6dso I3C slave
>> device. Unlike I2C, I hope there is no linux utility to check the
>> various transactions supported in the host controller. These features
>> will be added later on this driver after testing (probably with I3C
>> analyser KIT).
>>
>> Durai Manickam KR (4):
>> clk: at91: sama7d65: add peripheral clock for I3C
>> i3c: master: add Microchip SAMA7D65 I3C HCI master driver
>> ARM: configs: at91: sama7: Add SAMA7D65 I3C HCI master
>> ARM: dts: microchip: add I3C controller
>>
>> arch/arm/boot/dts/microchip/sama7d65.dtsi | 12 +
>> arch/arm/configs/sama7_defconfig | 2 +
>> drivers/clk/at91/sama7d65.c | 5 +-
>> drivers/i3c/master/Kconfig | 14 +
>> drivers/i3c/master/Makefile | 1 +
>> drivers/i3c/master/sama7d65-i3c-hci-master.c | 2705 ++++++++++++++++++
>> 6 files changed, 2737 insertions(+), 2 deletions(-)
>> create mode 100644 drivers/i3c/master/sama7d65-i3c-hci-master.c
Hi Conor,
Was planning to sent along with the review comments received for the i3c
driver. Will add this and send in patch v2 series.
> Where is your dt-binding?
next prev parent reply other threads:[~2025-09-10 6:14 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-09 11:13 [PATCH 0/4] Add Microchip I3C controller Durai Manickam KR
2025-09-09 11:13 ` Durai Manickam KR
2025-09-09 11:13 ` [PATCH 1/4] clk: at91: sama7d65: add peripheral clock for I3C Durai Manickam KR
2025-09-09 11:13 ` Durai Manickam KR
2025-09-09 11:19 ` Durai.ManickamKR
2025-09-09 11:19 ` Durai.ManickamKR
2025-09-09 11:13 ` [PATCH 2/4] i3c: master: add Microchip SAMA7D65 I3C HCI master driver Durai Manickam KR
2025-09-09 11:13 ` Durai Manickam KR
2025-09-09 21:18 ` Frank Li
2025-09-09 21:18 ` Frank Li
2025-09-10 6:12 ` Durai.ManickamKR
2025-09-10 6:12 ` Durai.ManickamKR
2025-09-10 6:53 ` Wolfram Sang
2025-09-10 6:53 ` Wolfram Sang
2025-09-10 9:01 ` Jarkko Nikula
2025-09-10 9:01 ` Jarkko Nikula
2025-09-18 6:40 ` Durai.ManickamKR
2025-09-18 6:40 ` Durai.ManickamKR
2025-09-10 16:16 ` Frank Li
2025-09-10 16:16 ` Frank Li
2025-09-10 5:57 ` kernel test robot
2025-09-10 5:57 ` kernel test robot
2025-09-10 6:19 ` Durai.ManickamKR
2025-09-10 6:19 ` Durai.ManickamKR
2025-09-09 11:13 ` [PATCH 3/4] ARM: configs: at91: sama7: Add SAMA7D65 I3C HCI master Durai Manickam KR
2025-09-09 11:13 ` Durai Manickam KR
2025-09-09 11:13 ` [PATCH 4/4] ARM: dts: microchip: add I3C controller Durai Manickam KR
2025-09-09 11:13 ` Durai Manickam KR
2025-09-09 19:46 ` [PATCH 0/4] Add Microchip " Conor Dooley
2025-09-09 19:46 ` Conor Dooley
2025-09-10 6:14 ` Durai.ManickamKR [this message]
2025-09-10 6:14 ` Durai.ManickamKR
2025-09-10 17:54 ` Conor Dooley
2025-09-10 17:54 ` Conor Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d3daaab9-71f5-49e6-b3de-b05339fa7adf@microchip.com \
--to=durai.manickamkr@microchip.com \
--cc=Balamanikandan.Gunasundar@microchip.com \
--cc=Frank.Li@nxp.com \
--cc=Nicolas.Ferre@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=conor+dt@kernel.org \
--cc=conor@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-i3c@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.