All of lore.kernel.org
 help / color / mirror / Atom feed
From: Alexandru Elisei <alexandru.elisei@arm.com>
To: Andre Przywara <andre.przywara@arm.com>,
	Andrew Jones <drjones@redhat.com>,
	Paolo Bonzini <pbonzini@redhat.com>
Cc: Marc Zyngier <maz@kernel.org>,
	kvmarm@lists.cs.columbia.edu,
	linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH 15/17] arm: gic: Provide FIQ handler
Date: Wed, 13 Nov 2019 10:14:22 +0000	[thread overview]
Message-ID: <efbf58a2-9f9d-b3b6-626f-e7bb3b5707a2@arm.com> (raw)
In-Reply-To: <20191108144240.204202-16-andre.przywara@arm.com>

Hi,

On 11/8/19 2:42 PM, Andre Przywara wrote:
> When configuring an interrupt as Group 0, we can ask the GIC to deliver
> them as a FIQ. For this we need a separate exception handler.
>
> Provide this to be used later.
>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
>  arm/gic.c | 24 ++++++++++++++++++++++++
>  1 file changed, 24 insertions(+)
>
> diff --git a/arm/gic.c b/arm/gic.c
> index c68b5b5..6756850 100644
> --- a/arm/gic.c
> +++ b/arm/gic.c
> @@ -178,6 +178,30 @@ static void irq_handler(struct pt_regs *regs __unused)
>  	smp_wmb(); /* pairs with rmb in check_acked */
>  }
>  
> +static inline void fiq_handler(struct pt_regs *regs __unused)
> +{
> +	u32 irqstat = gic_read_iar(0);
> +	u32 irqnr = gic_iar_irqnr(irqstat);
> +
> +	if (irqnr == GICC_INT_SPURIOUS) {
> +		++spurious[smp_processor_id()];
> +		smp_wmb();
> +		return;
> +	}
> +
> +	gic_write_eoir(irqstat, 0);
> +
> +	smp_rmb(); /* pairs with wmb in stats_reset */
> +	++acked[smp_processor_id()];
> +	if (irqnr < GIC_NR_PRIVATE_IRQS) {
> +		check_ipi_sender(irqstat);
> +		check_irqnr(irqnr, IPI_IRQ);
> +	} else {
> +		check_irqnr(irqnr, SPI_IRQ);
> +	}
> +	smp_wmb(); /* pairs with rmb in check_acked */
> +}

If I'm not mistaken, this is identical to irq_handler, with the exception that
gic_read_iar and gic_write_eoir take group 0 as argument here. Maybe we can
abstract the common code into a function that takes the group as the argument?
What do you think?

Thanks,
Alex
> +
>  static void gicv2_ipi_send_self(void)
>  {
>  	writel(2 << 24 | IPI_IRQ, gicv2_dist_base() + GICD_SGIR);
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm

WARNING: multiple messages have this Message-ID (diff)
From: Alexandru Elisei <alexandru.elisei@arm.com>
To: Andre Przywara <andre.przywara@arm.com>,
	Andrew Jones <drjones@redhat.com>,
	Paolo Bonzini <pbonzini@redhat.com>
Cc: Marc Zyngier <maz@kernel.org>,
	kvmarm@lists.cs.columbia.edu,
	linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH 15/17] arm: gic: Provide FIQ handler
Date: Wed, 13 Nov 2019 10:14:22 +0000	[thread overview]
Message-ID: <efbf58a2-9f9d-b3b6-626f-e7bb3b5707a2@arm.com> (raw)
In-Reply-To: <20191108144240.204202-16-andre.przywara@arm.com>

Hi,

On 11/8/19 2:42 PM, Andre Przywara wrote:
> When configuring an interrupt as Group 0, we can ask the GIC to deliver
> them as a FIQ. For this we need a separate exception handler.
>
> Provide this to be used later.
>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
>  arm/gic.c | 24 ++++++++++++++++++++++++
>  1 file changed, 24 insertions(+)
>
> diff --git a/arm/gic.c b/arm/gic.c
> index c68b5b5..6756850 100644
> --- a/arm/gic.c
> +++ b/arm/gic.c
> @@ -178,6 +178,30 @@ static void irq_handler(struct pt_regs *regs __unused)
>  	smp_wmb(); /* pairs with rmb in check_acked */
>  }
>  
> +static inline void fiq_handler(struct pt_regs *regs __unused)
> +{
> +	u32 irqstat = gic_read_iar(0);
> +	u32 irqnr = gic_iar_irqnr(irqstat);
> +
> +	if (irqnr == GICC_INT_SPURIOUS) {
> +		++spurious[smp_processor_id()];
> +		smp_wmb();
> +		return;
> +	}
> +
> +	gic_write_eoir(irqstat, 0);
> +
> +	smp_rmb(); /* pairs with wmb in stats_reset */
> +	++acked[smp_processor_id()];
> +	if (irqnr < GIC_NR_PRIVATE_IRQS) {
> +		check_ipi_sender(irqstat);
> +		check_irqnr(irqnr, IPI_IRQ);
> +	} else {
> +		check_irqnr(irqnr, SPI_IRQ);
> +	}
> +	smp_wmb(); /* pairs with rmb in check_acked */
> +}

If I'm not mistaken, this is identical to irq_handler, with the exception that
gic_read_iar and gic_write_eoir take group 0 as argument here. Maybe we can
abstract the common code into a function that takes the group as the argument?
What do you think?

Thanks,
Alex
> +
>  static void gicv2_ipi_send_self(void)
>  {
>  	writel(2 << 24 | IPI_IRQ, gicv2_dist_base() + GICD_SGIR);

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Alexandru Elisei <alexandru.elisei@arm.com>
To: Andre Przywara <andre.przywara@arm.com>,
	Andrew Jones <drjones@redhat.com>,
	Paolo Bonzini <pbonzini@redhat.com>
Cc: kvmarm@lists.cs.columbia.edu,
	linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org,
	Marc Zyngier <maz@kernel.org>
Subject: Re: [kvm-unit-tests PATCH 15/17] arm: gic: Provide FIQ handler
Date: Wed, 13 Nov 2019 10:14:22 +0000	[thread overview]
Message-ID: <efbf58a2-9f9d-b3b6-626f-e7bb3b5707a2@arm.com> (raw)
In-Reply-To: <20191108144240.204202-16-andre.przywara@arm.com>

Hi,

On 11/8/19 2:42 PM, Andre Przywara wrote:
> When configuring an interrupt as Group 0, we can ask the GIC to deliver
> them as a FIQ. For this we need a separate exception handler.
>
> Provide this to be used later.
>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
>  arm/gic.c | 24 ++++++++++++++++++++++++
>  1 file changed, 24 insertions(+)
>
> diff --git a/arm/gic.c b/arm/gic.c
> index c68b5b5..6756850 100644
> --- a/arm/gic.c
> +++ b/arm/gic.c
> @@ -178,6 +178,30 @@ static void irq_handler(struct pt_regs *regs __unused)
>  	smp_wmb(); /* pairs with rmb in check_acked */
>  }
>  
> +static inline void fiq_handler(struct pt_regs *regs __unused)
> +{
> +	u32 irqstat = gic_read_iar(0);
> +	u32 irqnr = gic_iar_irqnr(irqstat);
> +
> +	if (irqnr == GICC_INT_SPURIOUS) {
> +		++spurious[smp_processor_id()];
> +		smp_wmb();
> +		return;
> +	}
> +
> +	gic_write_eoir(irqstat, 0);
> +
> +	smp_rmb(); /* pairs with wmb in stats_reset */
> +	++acked[smp_processor_id()];
> +	if (irqnr < GIC_NR_PRIVATE_IRQS) {
> +		check_ipi_sender(irqstat);
> +		check_irqnr(irqnr, IPI_IRQ);
> +	} else {
> +		check_irqnr(irqnr, SPI_IRQ);
> +	}
> +	smp_wmb(); /* pairs with rmb in check_acked */
> +}

If I'm not mistaken, this is identical to irq_handler, with the exception that
gic_read_iar and gic_write_eoir take group 0 as argument here. Maybe we can
abstract the common code into a function that takes the group as the argument?
What do you think?

Thanks,
Alex
> +
>  static void gicv2_ipi_send_self(void)
>  {
>  	writel(2 << 24 | IPI_IRQ, gicv2_dist_base() + GICD_SGIR);

  reply	other threads:[~2019-11-13 10:14 UTC|newest]

Thread overview: 153+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-11-08 14:42 [kvm-unit-tests PATCH 00/17] arm: gic: Test SPIs and interrupt groups Andre Przywara
2019-11-08 14:42 ` Andre Przywara
2019-11-08 14:42 ` Andre Przywara
2019-11-08 14:42 ` [kvm-unit-tests PATCH 01/17] arm: gic: Enable GIC MMIO tests for GICv3 as well Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 17:28   ` Alexandru Elisei
2019-11-08 17:28     ` Alexandru Elisei
2019-11-08 17:28     ` Alexandru Elisei
2019-11-12 12:49   ` Auger Eric
2019-11-12 12:49     ` Auger Eric
2019-11-12 12:49     ` Auger Eric
2019-11-08 14:42 ` [kvm-unit-tests PATCH 02/17] arm: gic: Generalise function names Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 11:11   ` Alexandru Elisei
2019-11-12 11:11     ` Alexandru Elisei
2019-11-12 11:11     ` Alexandru Elisei
2019-11-12 12:49   ` Auger Eric
2019-11-12 12:49     ` Auger Eric
2019-11-12 12:49     ` Auger Eric
2019-11-08 14:42 ` [kvm-unit-tests PATCH 03/17] arm: gic: Provide per-IRQ helper functions Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 12:51   ` Alexandru Elisei
2019-11-12 12:51     ` Alexandru Elisei
2019-11-12 12:51     ` Alexandru Elisei
2019-11-12 15:53     ` Auger Eric
2019-11-12 15:53       ` Auger Eric
2019-11-12 15:53       ` Auger Eric
2019-11-12 16:53       ` Alexandru Elisei
2019-11-12 16:53         ` Alexandru Elisei
2019-11-12 16:53         ` Alexandru Elisei
2019-11-12 13:49   ` Auger Eric
2019-11-12 13:49     ` Auger Eric
2019-11-12 13:49     ` Auger Eric
2019-11-08 14:42 ` [kvm-unit-tests PATCH 04/17] arm: gic: Support no IRQs test case Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 13:26   ` Alexandru Elisei
2019-11-12 13:26     ` Alexandru Elisei
2019-11-12 13:26     ` Alexandru Elisei
2019-11-12 21:14     ` Auger Eric
2019-11-12 21:14       ` Auger Eric
2019-11-12 21:14       ` Auger Eric
2019-11-08 14:42 ` [kvm-unit-tests PATCH 05/17] arm: gic: Prepare IRQ handler for handling SPIs Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 13:36   ` Alexandru Elisei
2019-11-12 13:36     ` Alexandru Elisei
2019-11-12 13:36     ` Alexandru Elisei
2019-11-12 20:56   ` Auger Eric
2019-11-12 20:56     ` Auger Eric
2019-11-12 20:56     ` Auger Eric
2019-11-08 14:42 ` [kvm-unit-tests PATCH 06/17] arm: gic: Add simple shared IRQ test Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 13:54   ` Alexandru Elisei
2019-11-12 13:54     ` Alexandru Elisei
2019-11-12 13:54     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 07/17] arm: gic: Extend check_acked() to allow silent call Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 15:23   ` Alexandru Elisei
2019-11-12 15:23     ` Alexandru Elisei
2019-11-12 15:23     ` Alexandru Elisei
2019-11-14 12:32     ` Andrew Jones
2019-11-14 12:32       ` Andrew Jones
2019-11-14 12:32       ` Andrew Jones
2019-11-15 11:32       ` Alexandru Elisei
2019-11-15 11:32         ` Alexandru Elisei
2019-11-15 11:32         ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 08/17] arm: gic: Add simple SPI MP test Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 15:41   ` Alexandru Elisei
2019-11-12 15:41     ` Alexandru Elisei
2019-11-12 15:41     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 09/17] arm: gic: Add test for flipping GICD_CTLR.DS Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 16:42   ` Alexandru Elisei
2019-11-12 16:42     ` Alexandru Elisei
2019-11-12 16:42     ` Alexandru Elisei
2019-11-14 13:39     ` Vladimir Murzin
2019-11-14 13:39       ` Vladimir Murzin
2019-11-14 13:39       ` Vladimir Murzin
2019-11-14 14:17       ` Andre Przywara
2019-11-14 14:17         ` Andre Przywara
2019-11-14 14:17         ` Andre Przywara
2019-11-14 14:50         ` Vladimir Murzin
2019-11-14 14:50           ` Vladimir Murzin
2019-11-14 14:50           ` Vladimir Murzin
2019-11-14 15:21           ` Alexandru Elisei
2019-11-14 15:21             ` Alexandru Elisei
2019-11-14 15:21             ` Alexandru Elisei
2019-11-14 15:27             ` Peter Maydell
2019-11-14 15:27               ` Peter Maydell
2019-11-14 15:27               ` Peter Maydell
2019-11-14 15:47               ` Alexandru Elisei
2019-11-14 15:47                 ` Alexandru Elisei
2019-11-14 15:47                 ` Alexandru Elisei
2019-11-14 15:56                 ` Peter Maydell
2019-11-14 15:56                   ` Peter Maydell
2019-11-14 15:56                   ` Peter Maydell
2019-11-08 14:42 ` [kvm-unit-tests PATCH 10/17] arm: gic: Check for writable IGROUPR registers Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 16:51   ` Alexandru Elisei
2019-11-12 16:51     ` Alexandru Elisei
2019-11-12 16:51     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 11/17] arm: gic: Check for validity of both group enable bits Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 16:58   ` Alexandru Elisei
2019-11-12 16:58     ` Alexandru Elisei
2019-11-12 16:58     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 12/17] arm: gic: Change gic_read_iar() to take group parameter Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 17:19   ` Alexandru Elisei
2019-11-12 17:19     ` Alexandru Elisei
2019-11-12 17:19     ` Alexandru Elisei
2019-11-14 12:50     ` Andrew Jones
2019-11-14 12:50       ` Andrew Jones
2019-11-14 12:50       ` Andrew Jones
2019-11-08 14:42 ` [kvm-unit-tests PATCH 13/17] arm: gic: Change write_eoir() " Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42 ` [kvm-unit-tests PATCH 14/17] arm: gic: Prepare for receiving GIC group 0 interrupts via FIQs Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-12 17:30   ` Alexandru Elisei
2019-11-12 17:30     ` Alexandru Elisei
2019-11-12 17:30     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 15/17] arm: gic: Provide FIQ handler Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-13 10:14   ` Alexandru Elisei [this message]
2019-11-13 10:14     ` Alexandru Elisei
2019-11-13 10:14     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 16/17] arm: gic: Prepare interrupt statistics for both groups Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-13 10:44   ` Alexandru Elisei
2019-11-13 10:44     ` Alexandru Elisei
2019-11-13 10:44     ` Alexandru Elisei
2019-11-08 14:42 ` [kvm-unit-tests PATCH 17/17] arm: gic: Test Group0 SPIs Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-08 14:42   ` Andre Przywara
2019-11-13 11:26   ` Alexandru Elisei
2019-11-13 11:26     ` Alexandru Elisei
2019-11-13 11:26     ` Alexandru Elisei

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=efbf58a2-9f9d-b3b6-626f-e7bb3b5707a2@arm.com \
    --to=alexandru.elisei@arm.com \
    --cc=andre.przywara@arm.com \
    --cc=drjones@redhat.com \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=maz@kernel.org \
    --cc=pbonzini@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.