From: Yi Liu <yi.l.liu@intel.com>
To: "Duan, Zhenzhong" <zhenzhong.duan@intel.com>,
"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Cc: "alex@shazbot.org" <alex@shazbot.org>,
"clg@redhat.com" <clg@redhat.com>,
"eric.auger@redhat.com" <eric.auger@redhat.com>,
"mst@redhat.com" <mst@redhat.com>,
"jasowangio@gmail.com" <jasowangio@gmail.com>,
"jgg@nvidia.com" <jgg@nvidia.com>,
"nicolinc@nvidia.com" <nicolinc@nvidia.com>,
"skolothumtho@nvidia.com" <skolothumtho@nvidia.com>,
"joao.m.martins@oracle.com" <joao.m.martins@oracle.com>,
"clement.mathieu--drif@bull.com" <clement.mathieu--drif@bull.com>,
"Tian, Kevin" <kevin.tian@intel.com>,
"Hao, Xudong" <xudong.hao@intel.com>
Subject: Re: [PATCH v8 4/6] intel_iommu_accel: Add PRQ injection for passthrough device
Date: Tue, 20 Oct 2026 14:14:01 +0800 [thread overview]
Message-ID: <f0600d92-c9de-4dc9-baf3-80e5867efdf3@intel.com> (raw)
In-Reply-To: <IA3PR11MB91360B04A19A36785E58AE9392982@IA3PR11MB9136.namprd11.prod.outlook.com>
On 10/19/26 17:04, Duan, Zhenzhong wrote:
>
>> Also, there is vtd_check_pre_bit() which
>> validates the PRE bit, shall we consolidate with it? Other parts look
>> good to me.
>
> vtd_check_pre_bit() uses vtd_as as parameter which is totally for emulated
> device, I'm trying best to avoid using vtd_as in intel_iommu_accel.c
sure. seems non-trival to have a common helper since vtd_check_pre_bit()
needs to use ce.
next prev parent reply other threads:[~2026-10-20 6:06 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-09 9:07 [PATCH v8 0/6] intel_iommu: Enable PRQ support for passthrough device Zhenzhong Duan
2026-10-09 9:07 ` [PATCH v8 1/6] intel_iommu_accel: Guard VTDAccelPASIDCacheEntry definition Zhenzhong Duan
2026-10-09 9:07 ` [PATCH v8 2/6] backends/iommufd: Introduce iommufd_backend_alloc_faultq Zhenzhong Duan
2026-10-09 20:24 ` Nicolin Chen
2026-10-09 9:07 ` [PATCH v8 3/6] backends/iommufd: Extend iommufd_backend_alloc_hwpt() with fault_id Zhenzhong Duan
2026-10-09 20:26 ` Nicolin Chen
2026-10-09 9:07 ` [PATCH v8 4/6] intel_iommu_accel: Add PRQ injection for passthrough device Zhenzhong Duan
2026-10-18 14:00 ` Yi Liu
2026-10-19 9:04 ` Duan, Zhenzhong
2026-10-20 6:14 ` Yi Liu [this message]
2026-10-09 9:07 ` [PATCH v8 5/6] intel_iommu_accel: Accept PRQ response " Zhenzhong Duan
2026-10-18 14:00 ` Yi Liu
2026-10-19 10:07 ` Duan, Zhenzhong
2026-10-09 9:07 ` [PATCH v8 6/6] intel_iommu_accel: teardown FAULTQ resources in bottom half Zhenzhong Duan
2026-10-18 14:01 ` Yi Liu
2026-10-19 8:48 ` Duan, Zhenzhong
2026-10-19 9:50 ` Duan, Zhenzhong
2026-10-20 6:11 ` Yi Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f0600d92-c9de-4dc9-baf3-80e5867efdf3@intel.com \
--to=yi.l.liu@intel.com \
--cc=alex@shazbot.org \
--cc=clement.mathieu--drif@bull.com \
--cc=clg@redhat.com \
--cc=eric.auger@redhat.com \
--cc=jasowangio@gmail.com \
--cc=jgg@nvidia.com \
--cc=joao.m.martins@oracle.com \
--cc=kevin.tian@intel.com \
--cc=mst@redhat.com \
--cc=nicolinc@nvidia.com \
--cc=qemu-devel@nongnu.org \
--cc=skolothumtho@nvidia.com \
--cc=xudong.hao@intel.com \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.