* [PATCH] {insane, kernel-arch, site-info}.bbclass: New architecture nios2.
@ 2009-12-06 22:44 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] nios2.conf: " Leon Woestenberg
2010-01-24 3:54 ` [PATCH] {insane, kernel-arch, site-info}.bbclass: " Holger Hans Peter Freyther
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg, Walter Goossens
From: Walter Goossens <walter.goossens@axon.tv>
These adds nios2 to the hard-coded architecture bits we have in
the BitBake classes.
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
classes/insane.bbclass | 4 ++--
classes/kernel-arch.bbclass | 2 +-
classes/siteinfo.bbclass | 1 +
3 files changed, 4 insertions(+), 3 deletions(-)
diff --git a/classes/insane.bbclass b/classes/insane.bbclass
index 495c3a5..4ab16ae 100644
--- a/classes/insane.bbclass
+++ b/classes/insane.bbclass
@@ -63,8 +63,8 @@ def package_qa_get_machine_dict():
"i686": ( 3, 0, 0, True, True),
"mipsel": ( 8, 0, 0, True, True),
"avr32": (6317, 0, 0, False, True),
- "sh4": (42, 0, 0, True, True),
-
+ "sh4": (42, 0, 0, True, True),
+ "nios2": (113, 0, 0, True, True),
},
"uclinux-uclibc" : {
"bfin": ( 106, 0, 0, True, True),
diff --git a/classes/kernel-arch.bbclass b/classes/kernel-arch.bbclass
index 8894fa5..648f50d 100644
--- a/classes/kernel-arch.bbclass
+++ b/classes/kernel-arch.bbclass
@@ -12,7 +12,7 @@ valid_archs = "alpha cris ia64 \
m32r mips \
sh sh64 um h8300 \
parisc s390 v850 \
- avr32 blackfin"
+ avr32 blackfin nios2"
def map_kernel_arch(a, d):
import re
diff --git a/classes/siteinfo.bbclass b/classes/siteinfo.bbclass
index 93cee4f..7e7b9e9 100644
--- a/classes/siteinfo.bbclass
+++ b/classes/siteinfo.bbclass
@@ -52,6 +52,7 @@ def get_siteinfo_list(d):
"mipsel-linux-uclibc": "endian-little bit-32 common-linux common-uclibc mips-common",\
"mips-linux": "endian-big bit-32 common-linux common-glibc mips-common",\
"mips-linux-uclibc": "endian-big bit-32 common-linux common-uclibc mips-common",\
+ "nios2-linux-uclibc": "endian-little bit-32 common-linux common-uclibc",\
"powerpc-darwin": "endian-big bit-32 common-darwin",\
"ppc-linux": "endian-big bit-32 common-linux common-glibc powerpc-common powerpc-linux",\
"ppc64-linux": "endian-big bit-64 common-linux common-glibc powerpc-common powerpc64-linux",\
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] nios2.conf: New architecture nios2.
2009-12-06 22:44 [PATCH] {insane, kernel-arch, site-info}.bbclass: New architecture nios2 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] cyclone3_starter.conf: New machine/board for " Leon Woestenberg
2009-12-07 10:36 ` [PATCH] nios2.conf: New " Koen Kooi
2010-01-24 3:54 ` [PATCH] {insane, kernel-arch, site-info}.bbclass: " Holger Hans Peter Freyther
1 sibling, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg, Walter Goossens
From: Walter Goossens <walter.goossens@axon.tv>
These adds nios2 to the machine configuration includes.
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/machine/include/nios2.inc | 42 ++++++++++++++++++++++++++++++++++++++++
1 files changed, 42 insertions(+), 0 deletions(-)
create mode 100644 conf/machine/include/nios2.inc
diff --git a/conf/machine/include/nios2.inc b/conf/machine/include/nios2.inc
new file mode 100644
index 0000000..f5263a6
--- /dev/null
+++ b/conf/machine/include/nios2.inc
@@ -0,0 +1,42 @@
+#@TYPE: Machine configuration
+#@NAME: nios2
+#@DESCRIPTION: generic machine configuration for nios2 (non-mmu) platforms
+
+# Set default for common nios2-based machines
+MACHINE_FEATURES ?= "kernel26 usbhost pci"
+SHARED_LIBRARIES = "no"
+
+TARGET_LDFLAGS_append = " -Wl,-elf2flt"
+
+# Select an appropriate default kernel
+PREFERRED_PROVIDER_virtual/kernel ?= "linux-nios2"
+PREFERRED_VERSION_linux-nios2 ?= "2.6.28"
+
+# Select the nios2-specific toolchain parts
+PREFERRED_VERSION_binutils = "nios2-2.15"
+PREFERRED_VERSION_binutils-cross = "nios2-2.15"
+PREFERRED_VERSION_linux-libc-headers = "nios2-2.6.28"
+PREFERRED_VERSION_elf2flt-cross = "nios2-git"
+PREFERRED_VERSION_gcc-cross = "nios2-3.4.6"
+PREFERRED_VERSION_gcc-cross-initial = "nios2-3.4.6"
+PREFERRED_VERSION_gcc-cross-intermediate = "nios2-3.4.6"
+PREFERRED_VERSION_uclibc = "nios2-0.9.29"
+PREFERRED_VERSION_uclibc-initial = "nios2-0.9.27"
+
+# Set default for 16MB machines - can be overridden for more or less flash.
+ROOT_FLASH_SIZE ?= "12"
+
+# Allow for rootfs loaded direct from internal hard disk
+IMAGE_FSTYPES ?= "jffs2 tar.gz"
+
+# Set default
+EXTRA_IMAGECMD_jffs2 = "--pad --eraseblock=0x20000 -n"
+
+#-------------------------------------------------------------------------------
+# Board defaults
+#-------------------------------------------------------------------------------
+# These values are board specific but they seem to be common to a large number
+# of boards so are reasonable defaults.
+SERIAL_CONSOLE = "115200 ttyS0"
+KERNEL_CONSOLE = "ttyS0,115200n8"
+USE_VT = "0"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] cyclone3_starter.conf: New machine/board for architecture nios2.
2009-12-06 22:44 ` [PATCH] nios2.conf: " Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] site/nios2-linux-uclibc: Configure site file for MMU-less nios2 Leon Woestenberg
2009-12-07 8:21 ` [PATCH] cyclone3_starter.conf: New machine/board for architecture nios2 Marcin Juszkiewicz
2009-12-07 10:36 ` [PATCH] nios2.conf: New " Koen Kooi
1 sibling, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
These adds the Altera Cyclone III FPGA Starter Kit which can
run a nios2 soft-core SoC processor.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/machine/cyclone3_starter.conf | 7 +++++++
1 files changed, 7 insertions(+), 0 deletions(-)
create mode 100644 conf/machine/cyclone3_starter.conf
diff --git a/conf/machine/cyclone3_starter.conf b/conf/machine/cyclone3_starter.conf
new file mode 100644
index 0000000..95276e7
--- /dev/null
+++ b/conf/machine/cyclone3_starter.conf
@@ -0,0 +1,7 @@
+#@TYPE: Machine
+#@NAME: Altera Cyclone III FPGA Starter
+#@DESCRIPTION: Machine configuration for a Altera Cyclone III FPGA Starter Kit
+
+TARGET_ARCH = "nios2"
+
+require conf/machine/include/nios2.inc
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread
* [PATCH] site/nios2-linux-uclibc: Configure site file for MMU-less nios2.
2009-12-06 22:44 ` [PATCH] cyclone3_starter.conf: New machine/board for " Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] binutils-cross.inc: Stage libiberty.h for elf2flt linker wrapper Leon Woestenberg
2009-12-07 8:21 ` [PATCH] cyclone3_starter.conf: New machine/board for architecture nios2 Marcin Juszkiewicz
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
site/nios2-linux-uclibc | 31 +++++++++++++++++++++++++++++++
1 files changed, 31 insertions(+), 0 deletions(-)
create mode 100644 site/nios2-linux-uclibc
diff --git a/site/nios2-linux-uclibc b/site/nios2-linux-uclibc
new file mode 100644
index 0000000..3f3f516
--- /dev/null
+++ b/site/nios2-linux-uclibc
@@ -0,0 +1,31 @@
+ac_cv_func_getpgrp_void=yes
+ac_cv_func_setpgrp_void=yes
+ac_cv_func_setgrent_void=yes
+ac_cv_func_malloc_0_nonnull=yes
+ac_cv_func_malloc_works=yes
+
+# these are already in common-uclibc
+#ac_cv_func_posix_getpwuid_r=${ac_cv_func_posix_getpwuid_r=yes}
+#ac_cv_func_posix_getgrgid_r=${ac_cv_func_getgrgid_r=yes}
+
+ac_cv_func_setvbuf_reversed=no
+ac_cv_sizeof___int64=${ac_cv_sizeof___int64=0}
+ac_cv_sizeof_char=${ac_cv_sizeof_char=1}
+ac_cv_sizeof_int=${ac_cv_sizeof_int=4}
+ac_cv_sizeof_long=${ac_cv_sizeof_long=4}
+ac_cv_sizeof_long_int=${ac_cv_sizeof_long_int=4}
+ac_cv_sizeof_long_long=${ac_cv_sizeof_long_long=8}
+ac_cv_sizeof_short=${ac_cv_sizeof_short=2}
+ac_cv_sizeof_short_int=${ac_cv_sizeof_short_int=2}
+ac_cv_sizeof_size_t=${ac_cv_sizeof_size_t=4}
+ac_cv_sizeof_void_p=${ac_cv_sizeof_void_p=4}
+ac_cv_sizeof_long_double=${ac_cv_sizeof_long_double=8}
+
+ac_cv_sys_restartable_syscalls=yes
+ac_cv_uchar=${ac_cv_uchar=no}
+ac_cv_uint=${ac_cv_uint=yes}
+ac_cv_ulong=${ac_cv_ulong=yes}
+ac_cv_ushort=${ac_cv_ushort=yes}
+
+ac_cv_time_r_type=${ac_cv_time_r_type=POSIX}
+
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] binutils-cross.inc: Stage libiberty.h for elf2flt linker wrapper.
2009-12-06 22:44 ` [PATCH] site/nios2-linux-uclibc: Configure site file for MMU-less nios2 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] binutils{,-cross}_nios2-2.15.bb: binutils for nios2 Leon Woestenberg
0 siblings, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
For non-MMU targets, the binutils linker is wrapped by elf2flt,
which converts ELF into a flat memory space file.
The elf2flt-cross tool needs libiberty staged. This patch stages
the header file. The library seems staged into cross elsewhere,
although it is vague under old packaged-staging how exactly.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/angstrom-2008.1.conf | 2 +-
conf/distro/include/angstrom-uclibc.inc | 2 +-
recipes/binutils/binutils-cross.inc | 3 +++
3 files changed, 5 insertions(+), 2 deletions(-)
diff --git a/conf/distro/angstrom-2008.1.conf b/conf/distro/angstrom-2008.1.conf
index abc9a93..51d8242 100644
--- a/conf/distro/angstrom-2008.1.conf
+++ b/conf/distro/angstrom-2008.1.conf
@@ -79,7 +79,7 @@ PREFERRED_VERSION_linux-handhelds-2.6 ?= "2.6.21-hh20"
#KERNEL_INITRAMFS_PATH = "${KERNEL_INITRAMFS_DIR}/$(readlink ${KERNEL_INITRAMFS_DIR}initramfs-bootmenu-image-${MACHINE}.cpio.gz)"
#This is unrelated to the kernel version, but userspace apps (e.g. HAL) require a recent version to build against
-PREFERRED_VERSION_linux-libc-headers = "2.6.31"
+PREFERRED_VERSION_linux-libc-headers ?= "2.6.31"
#Prefer glibc 2.6 and uclibc 0.9.30, these have had the most testing.
PREFERRED_VERSION_glibc ?= "2.9"
diff --git a/conf/distro/include/angstrom-uclibc.inc b/conf/distro/include/angstrom-uclibc.inc
index 004d904..e49d078 100644
--- a/conf/distro/include/angstrom-uclibc.inc
+++ b/conf/distro/include/angstrom-uclibc.inc
@@ -27,7 +27,7 @@ BUILD_OPTIMIZATION = "-O2 -ggdb3"
#Note that this testing was done without the gcc-pr32889.patch.
FULL_OPTIMIZATION_avr32 = "-Os -fomit-frame-pointer"
-TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32']]}"
+TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32', 'nios2']]}"
CXXFLAGS += "-fvisibility-inlines-hidden"
diff --git a/recipes/binutils/binutils-cross.inc b/recipes/binutils/binutils-cross.inc
index 5808c1f..a113f7e 100644
--- a/recipes/binutils/binutils-cross.inc
+++ b/recipes/binutils/binutils-cross.inc
@@ -11,6 +11,9 @@ EXTRA_OECONF = "--with-sysroot=${STAGING_DIR_TARGET} \
do_stage () {
oe_runmake install
+ install -d ${CROSS_DIR}/include
+ install -m 0644 ${S}/include/libiberty.h ${CROSS_DIR}/include
+
# We don't really need these, so we'll remove them...
rm -rf ${CROSS_DIR}/lib/ldscripts
rm -rf ${CROSS_DIR}/share/info
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] binutils{,-cross}_nios2-2.15.bb: binutils for nios2.
2009-12-06 22:44 ` [PATCH] binutils-cross.inc: Stage libiberty.h for elf2flt linker wrapper Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] elf2flt-cross_nios2-git.bb: elf2flt-cross " Leon Woestenberg
2009-12-07 10:39 ` [PATCH] binutils{, -cross}_nios2-2.15.bb: binutils " Koen Kooi
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
This is from a non-upstream GIT'd fork of binutils, community
maintained, as nios2 was never brought upstream into binutils.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/binutils/binutils-cross_nios2-2.15.bb | 8 +++++++
recipes/binutils/binutils_nios2-2.15.bb | 26 +++++++++++++++++++++++++
2 files changed, 34 insertions(+), 0 deletions(-)
create mode 100644 recipes/binutils/binutils-cross_nios2-2.15.bb
create mode 100644 recipes/binutils/binutils_nios2-2.15.bb
diff --git a/recipes/binutils/binutils-cross_nios2-2.15.bb b/recipes/binutils/binutils-cross_nios2-2.15.bb
new file mode 100644
index 0000000..047f16a
--- /dev/null
+++ b/recipes/binutils/binutils-cross_nios2-2.15.bb
@@ -0,0 +1,8 @@
+FILESDIR = "${@os.path.dirname(bb.data.getVar('FILE',d,1))}/binutils-${PV}"
+require binutils_${PV}.bb
+require binutils-cross.inc
+
+# nios2-linux-uclibc-ar suffers from errors against FORTIFY_SOURCE checks on
+# GCC 4.3+ with _FORTIFY_SOURCE enabled. Either fix the bugs, take an older
+# host toolchain, or disable the checks. We disable the checks:
+CFLAGS += "-U_FORTIFY_SOURCE"
diff --git a/recipes/binutils/binutils_nios2-2.15.bb b/recipes/binutils/binutils_nios2-2.15.bb
new file mode 100644
index 0000000..f6e1a85
--- /dev/null
+++ b/recipes/binutils/binutils_nios2-2.15.bb
@@ -0,0 +1,26 @@
+INC_PR = "r2"
+PR = "${INC_PR}.1"
+
+require binutils.inc
+LICENSE = "GPLv3"
+
+# prepend this path for files in SRC_URI
+FILESPATHPKG =. "binutils-2.15.94.0.1:"
+
+SRCREV = "49396897843c932623b775168c5e6e1f2a43c3c8"
+
+SRC_URI = "git://sopc.et.ntust.edu.tw/git/binutils.git;protocol=http"
+
+SRC_URI += "\
+ file://ld_makefile.patch;patch=1 \
+ file://better_file_error.patch;patch=1 \
+ file://signed_char_fix.patch;patch=1 \
+ file://objdump_fix.patch;patch=1 \
+ file://binutils-100_cflags_for_build.patch;patch=1 \
+ file://binutils-2.15-allow-gcc-4.0.patch;patch=1"
+
+# file://binutils-2.15.91.0.1-uclibc-100-conf.patch;patch=1 \
+# file://binutils-2.15.90.0.3-uclibc-200-build_modules.patch;patch=1 \
+
+S = "${WORKDIR}/git"
+
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] elf2flt-cross_nios2-git.bb: elf2flt-cross for nios2.
2009-12-06 22:44 ` [PATCH] binutils{,-cross}_nios2-2.15.bb: binutils for nios2 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gcc-configure-common.inc: Introduce SHARED_LIBRARIES Leon Woestenberg
2009-12-07 10:39 ` [PATCH] binutils{, -cross}_nios2-2.15.bb: binutils " Koen Kooi
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
This is from a non-upstream GIT'd fork of elf2flt, community
maintained.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/elf2flt/elf2flt-cross_nios2-git.bb | 17 +++++++++++++++++
1 files changed, 17 insertions(+), 0 deletions(-)
create mode 100644 recipes/elf2flt/elf2flt-cross_nios2-git.bb
diff --git a/recipes/elf2flt/elf2flt-cross_nios2-git.bb b/recipes/elf2flt/elf2flt-cross_nios2-git.bb
new file mode 100644
index 0000000..a7925cd
--- /dev/null
+++ b/recipes/elf2flt/elf2flt-cross_nios2-git.bb
@@ -0,0 +1,17 @@
+DESCRIPTION = "Elf2flt is a wrapper around the linker for uclinux platforms"
+PV = "0.1"
+DEPENDS = "binutils-cross zlib-native"
+
+inherit autotools cross
+
+SRC_URI = "git://sopc.et.ntust.edu.tw/git/elf2flt.git;protocol=git;branch=nios2;tag=7f2f6c6b107fb18b6b6d3692b273a00315948da4"
+
+S = "${WORKDIR}/git"
+
+EXTRA_OECONF = " --with-libiberty=${CROSS_DIR}/lib/libiberty.a \
+ --with-libbfd=${CROSS_DIR}/${HOST_SYS}/${TARGET_SYS}/lib/libbfd.a \
+ --with-bfd-include-dir=${CROSS_DIR}/${HOST_SYS}/${TARGET_SYS}/include \
+ --with-binutils-include-dir=${CROSS_DIR}/include \
+ --disable-emit-relocs \
+ "
+
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] gcc-configure-common.inc: Introduce SHARED_LIBRARIES.
2009-12-06 22:44 ` [PATCH] elf2flt-cross_nios2-git.bb: elf2flt-cross " Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Leon Woestenberg
0 siblings, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
--disable-shared iff SHARED_LIBRARIES is set to "no".
By default, SHARED_LIBRARIES ?= "yes" in this file,
thus this should NOT affect behaviour.
--disable-shared is needed for initial support for the
newly introduced nios2 architecture in OpenEmbedded.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/gcc/gcc-configure-common.inc | 3 ++-
1 files changed, 2 insertions(+), 1 deletions(-)
diff --git a/recipes/gcc/gcc-configure-common.inc b/recipes/gcc/gcc-configure-common.inc
index 8a96326..6031834 100644
--- a/recipes/gcc/gcc-configure-common.inc
+++ b/recipes/gcc/gcc-configure-common.inc
@@ -14,6 +14,7 @@ OBJC_linux-uclibc ?= ""
OBJC_avr ?= ""
OBJC_nylon ?= ""
OBJC ?= ",objc"
+SHARED_LIBRARIES ?= "yes"
# gcc 3.x expects 'f77', 4.0 expects 'f95', 4.1 and 4.2 expect 'fortran'
FORTRAN ?= ",f77"
@@ -24,7 +25,7 @@ EXTRA_OECONF_PATHS ?= ""
EXTRA_OECONF = "${@['--enable-clocale=generic', ''][bb.data.getVar('USE_NLS', d, 1) != 'no']} \
--with-gnu-ld \
- --enable-shared \
+ ${@['--enable-shared', '--disable-shared'][ "$SHARED_LIBRARIES" != "no" ]} \
--enable-target-optspace \
--enable-languages=${LANGUAGES} \
--enable-threads=posix \
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2.
2009-12-06 22:44 ` [PATCH] gcc-configure-common.inc: Introduce SHARED_LIBRARIES Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Leon Woestenberg
2009-12-07 10:38 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Koen Kooi
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
gcc-cross for nios2. This is from a non-upstream, GIT'd fork of
GCC for the nios2 architecture, community maintained.
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/gcc/gcc-cross-initial_nios2-3.4.6.bb | 2 ++
recipes/gcc/gcc-cross-intermediate_nios2-3.4.6.bb | 2 ++
recipes/gcc/gcc-cross_nios2-3.4.6.bb | 9 +++++++++
recipes/gcc/gcc_nios2-3.4.6.inc | 19 +++++++++++++++++++
4 files changed, 32 insertions(+), 0 deletions(-)
create mode 100644 recipes/gcc/gcc-cross-initial_nios2-3.4.6.bb
create mode 100644 recipes/gcc/gcc-cross-intermediate_nios2-3.4.6.bb
create mode 100644 recipes/gcc/gcc-cross_nios2-3.4.6.bb
create mode 100644 recipes/gcc/gcc_nios2-3.4.6.inc
diff --git a/recipes/gcc/gcc-cross-initial_nios2-3.4.6.bb b/recipes/gcc/gcc-cross-initial_nios2-3.4.6.bb
new file mode 100644
index 0000000..1639511
--- /dev/null
+++ b/recipes/gcc/gcc-cross-initial_nios2-3.4.6.bb
@@ -0,0 +1,2 @@
+require gcc-cross_${PV}.bb
+require gcc-cross-initial.inc
diff --git a/recipes/gcc/gcc-cross-intermediate_nios2-3.4.6.bb b/recipes/gcc/gcc-cross-intermediate_nios2-3.4.6.bb
new file mode 100644
index 0000000..eb59de9
--- /dev/null
+++ b/recipes/gcc/gcc-cross-intermediate_nios2-3.4.6.bb
@@ -0,0 +1,2 @@
+require gcc-cross_${PV}.bb
+require gcc-cross-intermediate.inc
diff --git a/recipes/gcc/gcc-cross_nios2-3.4.6.bb b/recipes/gcc/gcc-cross_nios2-3.4.6.bb
new file mode 100644
index 0000000..ae439f9
--- /dev/null
+++ b/recipes/gcc/gcc-cross_nios2-3.4.6.bb
@@ -0,0 +1,9 @@
+PR = "r13"
+
+require gcc_nios2-3.4.6.inc
+require gcc-cross.inc
+require gcc-configure-cross.inc
+require gcc-package-cross.inc
+
+DEPENDS += "elf2flt-cross"
+
diff --git a/recipes/gcc/gcc_nios2-3.4.6.inc b/recipes/gcc/gcc_nios2-3.4.6.inc
new file mode 100644
index 0000000..9b2a54a
--- /dev/null
+++ b/recipes/gcc/gcc_nios2-3.4.6.inc
@@ -0,0 +1,19 @@
+JAVA = ""
+FORTRAN = ""
+OBJC = ""
+SHARED_LIBRARIES = "no"
+EXTRA_OECONF_append_nios2 = " --enable-cxx-flags=-static "
+require gcc-common.inc
+#DEPENDS += "elf2flt-cross"
+
+BINV = "3.4.6"
+PV = "nios2-3.4.6"
+
+GCCREV = "b773f7eccc6cc2ffa8fa2bd201ea62f24ba0bb41"
+SRCREV = "b773f7eccc6cc2ffa8fa2bd201ea62f24ba0bb41"
+
+SRC_URI = "git://sopc.et.ntust.edu.tw/git/gcc3.git;protocol=http;branch=nios2-linux"
+
+S = "${WORKDIR}/git"
+
+SRC_URI += "file://gcc-posix-open-fix.patch;patch=1"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork.
2009-12-06 22:44 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 from GNU hash style Leon Woestenberg
2009-12-07 10:39 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Koen Kooi
2009-12-07 10:38 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Koen Kooi
1 sibling, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
uclibc with nios2 support from a community maintained fork in GIT.
This fork might actually be pushed back upstream by this community
(TODO: check this and switch to upstream uclibc if so).
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/uclibc/uclibc-initial_nios2-0.9.27.bb | 32 ++++
.../uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config | 186 ++++++++++++++++++++
.../uclibc/uclibc-nios2-0.9.29/nios2/uClibc.config | 186 ++++++++++++++++++++
recipes/uclibc/uclibc.inc | 8 +-
recipes/uclibc/uclibc_nios2-0.9.27.bb | 19 ++
recipes/uclibc/uclibc_nios2-0.9.29.bb | 28 +++
6 files changed, 456 insertions(+), 3 deletions(-)
create mode 100644 recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
create mode 100644 recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
create mode 100644 recipes/uclibc/uclibc-nios2-0.9.29/nios2/uClibc.config
create mode 100644 recipes/uclibc/uclibc_nios2-0.9.27.bb
create mode 100644 recipes/uclibc/uclibc_nios2-0.9.29.bb
diff --git a/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb b/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
new file mode 100644
index 0000000..83c69a8
--- /dev/null
+++ b/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
@@ -0,0 +1,32 @@
+SECTION = "base"
+require uclibc_${PV}.bb
+
+FILESPATH = "${@base_set_filespath([ '${FILE_DIRNAME}/uclibc-${PV}', '${FILE_DIRNAME}/uclibc', '${FILE_DIRNAME}/files', '${FILE_DIRNAME}' ], d)}"
+
+DEPENDS = "linux-libc-headers ncurses-native virtual/${TARGET_PREFIX}gcc-initial"
+PROVIDES = "virtual/${TARGET_PREFIX}libc-initial"
+PACKAGES = ""
+
+do_install() {
+ # Install initial headers into the cross dir
+ make V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
+ install_headers #pregen install_dev
+ #ln -sf include ${CROSS_DIR}/${TARGET_SYS}/sys-include
+
+ # This conflicts with the c++ version of this header
+ rm -f ${D}${includedir}/bits/atomicity.h
+ install -d ${D}${libdir}/
+ install -m 644 lib/crt[1in].o ${D}${libdir}/
+ install -d ${D}${libdir}/
+ install -m 644 lib/libc.so ${D}${libdir}/
+}
+
+do_compile () {
+ make -j1 V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
+ lib/crt1.o lib/crti.o lib/crtn.o
+# libc/sysdeps/linux/${TARGET_ARCH}/crt1.o \
+# libc/sysdeps/linux/${TARGET_ARCH}/crti.o \
+# libc/sysdeps/linux/${TARGET_ARCH}/crtn.o
+ ${CC} -nostdlib -nostartfiles -shared -x c /dev/null \
+ -o lib/libc.so
+}
diff --git a/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config b/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
new file mode 100644
index 0000000..d180532
--- /dev/null
+++ b/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
@@ -0,0 +1,186 @@
+#
+# Automatically generated make config: don't edit
+# Wed Feb 4 08:55:49 2009
+#
+# TARGET_alpha is not set
+# TARGET_arm is not set
+# TARGET_bfin is not set
+# TARGET_cris is not set
+# TARGET_e1 is not set
+# TARGET_frv is not set
+# TARGET_h8300 is not set
+# TARGET_hppa is not set
+# TARGET_i386 is not set
+# TARGET_i960 is not set
+# TARGET_ia64 is not set
+# TARGET_m68k is not set
+# TARGET_microblaze is not set
+# TARGET_mips is not set
+# TARGET_nios is not set
+TARGET_nios2=y
+# TARGET_powerpc is not set
+# TARGET_sh is not set
+# TARGET_sh64 is not set
+# TARGET_sparc is not set
+# TARGET_v850 is not set
+# TARGET_vax is not set
+# TARGET_x86_64 is not set
+
+#
+# Target Architecture Features and Options
+#
+TARGET_ARCH="nios2"
+FORCE_OPTIONS_FOR_ARCH=y
+TARGET_SUBARCH=""
+# UCLIBC_FORMAT_ELF is not set
+# UCLIBC_FORMAT_FDPIC_ELF is not set
+UCLIBC_FORMAT_FLAT=y
+# UCLIBC_FORMAT_FLAT_SEP_DATA is not set
+# UCLIBC_FORMAT_SHARED_FLAT is not set
+ARCH_LITTLE_ENDIAN=y
+
+#
+# Using Little Endian
+#
+ARCH_HAS_NO_MMU=y
+
+#
+# Target CPU lacks a memory management unit (MMU)
+#
+UCLIBC_HAS_FLOATS=y
+# UCLIBC_HAS_FPU is not set
+UCLIBC_HAS_SOFT_FLOAT=y
+DO_C99_MATH=y
+KERNEL_HEADERS=""
+UCLIBC_UCLINUX_BROKEN_MUNMAP=y
+EXCLUDE_BRK=y
+HAVE_DOT_CONFIG=y
+
+#
+# General Library Settings
+#
+HAVE_NO_PIC=y
+HAVE_NO_SHARED=y
+ARCH_HAS_NO_LDSO=y
+UCLIBC_CTOR_DTOR=y
+# HAS_NO_THREADS is not set
+UCLIBC_HAS_THREADS=y
+# PTHREADS_DEBUG_SUPPORT is not set
+LINUXTHREADS_OLD=y
+UCLIBC_HAS_LFS=y
+MALLOC=y
+# MALLOC_SIMPLE is not set
+# MALLOC_STANDARD is not set
+MALLOC_GLIBC_COMPAT=y
+UCLIBC_DYNAMIC_ATEXIT=y
+# COMPAT_ATEXIT is not set
+# UCLIBC_SUSV3_LEGACY is not set
+# UCLIBC_SUSV3_LEGACY_MACROS is not set
+UCLIBC_HAS_SHADOW=y
+# UCLIBC_HAS_PROGRAM_INVOCATION_NAME is not set
+UCLIBC_HAS___PROGNAME=y
+# UNIX98PTY_ONLY is not set
+ASSUME_DEVPTS=y
+UCLIBC_HAS_TM_EXTENSIONS=y
+UCLIBC_HAS_TZ_CACHING=y
+UCLIBC_HAS_TZ_FILE=y
+UCLIBC_HAS_TZ_FILE_READ_MANY=y
+UCLIBC_TZ_FILE_PATH="/etc/TZ"
+
+#
+# Advanced Library Settings
+#
+UCLIBC_PWD_BUFFER_SIZE=256
+UCLIBC_GRP_BUFFER_SIZE=256
+
+#
+# Networking Support
+#
+# UCLIBC_HAS_IPV6 is not set
+UCLIBC_HAS_RPC=y
+UCLIBC_HAS_FULL_RPC=y
+UCLIBC_HAS_REENTRANT_RPC=y
+# UCLIBC_USE_NETLINK is not set
+# UCLIBC_HAS_BSD_RES_CLOSE is not set
+
+#
+# String and Stdio Support
+#
+UCLIBC_HAS_STRING_GENERIC_OPT=y
+UCLIBC_HAS_STRING_ARCH_OPT=y
+UCLIBC_HAS_CTYPE_TABLES=y
+UCLIBC_HAS_CTYPE_SIGNED=y
+# UCLIBC_HAS_CTYPE_UNSAFE is not set
+UCLIBC_HAS_CTYPE_CHECKED=y
+# UCLIBC_HAS_CTYPE_ENFORCED is not set
+UCLIBC_HAS_WCHAR=y
+# UCLIBC_HAS_LOCALE is not set
+UCLIBC_HAS_HEXADECIMAL_FLOATS=y
+UCLIBC_HAS_GLIBC_CUSTOM_PRINTF=y
+UCLIBC_PRINTF_SCANF_POSITIONAL_ARGS=9
+UCLIBC_HAS_SCANF_GLIBC_A_FLAG=y
+# UCLIBC_HAS_STDIO_BUFSIZ_NONE is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_256 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_512 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_1024 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_2048 is not set
+UCLIBC_HAS_STDIO_BUFSIZ_4096=y
+# UCLIBC_HAS_STDIO_BUFSIZ_8192 is not set
+UCLIBC_HAS_STDIO_BUILTIN_BUFFER_NONE=y
+# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_4 is not set
+# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_8 is not set
+# UCLIBC_HAS_STDIO_SHUTDOWN_ON_ABORT is not set
+UCLIBC_HAS_STDIO_GETC_MACRO=y
+UCLIBC_HAS_STDIO_PUTC_MACRO=y
+UCLIBC_HAS_STDIO_AUTO_RW_TRANSITION=y
+# UCLIBC_HAS_FOPEN_LARGEFILE_MODE is not set
+UCLIBC_HAS_FOPEN_EXCLUSIVE_MODE=y
+UCLIBC_HAS_GLIBC_CUSTOM_STREAMS=y
+UCLIBC_HAS_PRINTF_M_SPEC=y
+UCLIBC_HAS_ERRNO_MESSAGES=y
+# UCLIBC_HAS_SYS_ERRLIST is not set
+UCLIBC_HAS_SIGNUM_MESSAGES=y
+# UCLIBC_HAS_SYS_SIGLIST is not set
+UCLIBC_HAS_GNU_GETOPT=y
+UCLIBC_HAS_GNU_GETSUBOPT=y
+
+#
+# Big and Tall
+#
+UCLIBC_HAS_REGEX=y
+UCLIBC_HAS_REGEX_OLD=y
+UCLIBC_HAS_FNMATCH=y
+UCLIBC_HAS_FNMATCH_OLD=y
+# UCLIBC_HAS_WORDEXP is not set
+UCLIBC_HAS_FTW=y
+UCLIBC_HAS_GLOB=y
+UCLIBC_HAS_GNU_GLOB=y
+
+#
+# Library Installation Options
+#
+RUNTIME_PREFIX="/"
+DEVEL_PREFIX="/usr/"
+
+#
+# Security options
+#
+# UCLIBC_HAS_ARC4RANDOM is not set
+# HAVE_NO_SSP is not set
+# UCLIBC_HAS_SSP is not set
+# UCLIBC_BUILD_NOEXECSTACK is not set
+
+#
+# uClibc development/debugging options
+#
+CROSS_COMPILER_PREFIX=""
+UCLIBC_EXTRA_CFLAGS=""
+# DODEBUG is not set
+# DODEBUG_PT is not set
+DOSTRIP=y
+# DOASSERTS is not set
+# UCLIBC_MALLOC_DEBUGGING is not set
+WARNINGS="-Wall"
+# EXTRA_WARNINGS is not set
+# DOMULTI is not set
+# UCLIBC_MJN3_ONLY is not set
diff --git a/recipes/uclibc/uclibc-nios2-0.9.29/nios2/uClibc.config b/recipes/uclibc/uclibc-nios2-0.9.29/nios2/uClibc.config
new file mode 100644
index 0000000..d180532
--- /dev/null
+++ b/recipes/uclibc/uclibc-nios2-0.9.29/nios2/uClibc.config
@@ -0,0 +1,186 @@
+#
+# Automatically generated make config: don't edit
+# Wed Feb 4 08:55:49 2009
+#
+# TARGET_alpha is not set
+# TARGET_arm is not set
+# TARGET_bfin is not set
+# TARGET_cris is not set
+# TARGET_e1 is not set
+# TARGET_frv is not set
+# TARGET_h8300 is not set
+# TARGET_hppa is not set
+# TARGET_i386 is not set
+# TARGET_i960 is not set
+# TARGET_ia64 is not set
+# TARGET_m68k is not set
+# TARGET_microblaze is not set
+# TARGET_mips is not set
+# TARGET_nios is not set
+TARGET_nios2=y
+# TARGET_powerpc is not set
+# TARGET_sh is not set
+# TARGET_sh64 is not set
+# TARGET_sparc is not set
+# TARGET_v850 is not set
+# TARGET_vax is not set
+# TARGET_x86_64 is not set
+
+#
+# Target Architecture Features and Options
+#
+TARGET_ARCH="nios2"
+FORCE_OPTIONS_FOR_ARCH=y
+TARGET_SUBARCH=""
+# UCLIBC_FORMAT_ELF is not set
+# UCLIBC_FORMAT_FDPIC_ELF is not set
+UCLIBC_FORMAT_FLAT=y
+# UCLIBC_FORMAT_FLAT_SEP_DATA is not set
+# UCLIBC_FORMAT_SHARED_FLAT is not set
+ARCH_LITTLE_ENDIAN=y
+
+#
+# Using Little Endian
+#
+ARCH_HAS_NO_MMU=y
+
+#
+# Target CPU lacks a memory management unit (MMU)
+#
+UCLIBC_HAS_FLOATS=y
+# UCLIBC_HAS_FPU is not set
+UCLIBC_HAS_SOFT_FLOAT=y
+DO_C99_MATH=y
+KERNEL_HEADERS=""
+UCLIBC_UCLINUX_BROKEN_MUNMAP=y
+EXCLUDE_BRK=y
+HAVE_DOT_CONFIG=y
+
+#
+# General Library Settings
+#
+HAVE_NO_PIC=y
+HAVE_NO_SHARED=y
+ARCH_HAS_NO_LDSO=y
+UCLIBC_CTOR_DTOR=y
+# HAS_NO_THREADS is not set
+UCLIBC_HAS_THREADS=y
+# PTHREADS_DEBUG_SUPPORT is not set
+LINUXTHREADS_OLD=y
+UCLIBC_HAS_LFS=y
+MALLOC=y
+# MALLOC_SIMPLE is not set
+# MALLOC_STANDARD is not set
+MALLOC_GLIBC_COMPAT=y
+UCLIBC_DYNAMIC_ATEXIT=y
+# COMPAT_ATEXIT is not set
+# UCLIBC_SUSV3_LEGACY is not set
+# UCLIBC_SUSV3_LEGACY_MACROS is not set
+UCLIBC_HAS_SHADOW=y
+# UCLIBC_HAS_PROGRAM_INVOCATION_NAME is not set
+UCLIBC_HAS___PROGNAME=y
+# UNIX98PTY_ONLY is not set
+ASSUME_DEVPTS=y
+UCLIBC_HAS_TM_EXTENSIONS=y
+UCLIBC_HAS_TZ_CACHING=y
+UCLIBC_HAS_TZ_FILE=y
+UCLIBC_HAS_TZ_FILE_READ_MANY=y
+UCLIBC_TZ_FILE_PATH="/etc/TZ"
+
+#
+# Advanced Library Settings
+#
+UCLIBC_PWD_BUFFER_SIZE=256
+UCLIBC_GRP_BUFFER_SIZE=256
+
+#
+# Networking Support
+#
+# UCLIBC_HAS_IPV6 is not set
+UCLIBC_HAS_RPC=y
+UCLIBC_HAS_FULL_RPC=y
+UCLIBC_HAS_REENTRANT_RPC=y
+# UCLIBC_USE_NETLINK is not set
+# UCLIBC_HAS_BSD_RES_CLOSE is not set
+
+#
+# String and Stdio Support
+#
+UCLIBC_HAS_STRING_GENERIC_OPT=y
+UCLIBC_HAS_STRING_ARCH_OPT=y
+UCLIBC_HAS_CTYPE_TABLES=y
+UCLIBC_HAS_CTYPE_SIGNED=y
+# UCLIBC_HAS_CTYPE_UNSAFE is not set
+UCLIBC_HAS_CTYPE_CHECKED=y
+# UCLIBC_HAS_CTYPE_ENFORCED is not set
+UCLIBC_HAS_WCHAR=y
+# UCLIBC_HAS_LOCALE is not set
+UCLIBC_HAS_HEXADECIMAL_FLOATS=y
+UCLIBC_HAS_GLIBC_CUSTOM_PRINTF=y
+UCLIBC_PRINTF_SCANF_POSITIONAL_ARGS=9
+UCLIBC_HAS_SCANF_GLIBC_A_FLAG=y
+# UCLIBC_HAS_STDIO_BUFSIZ_NONE is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_256 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_512 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_1024 is not set
+# UCLIBC_HAS_STDIO_BUFSIZ_2048 is not set
+UCLIBC_HAS_STDIO_BUFSIZ_4096=y
+# UCLIBC_HAS_STDIO_BUFSIZ_8192 is not set
+UCLIBC_HAS_STDIO_BUILTIN_BUFFER_NONE=y
+# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_4 is not set
+# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_8 is not set
+# UCLIBC_HAS_STDIO_SHUTDOWN_ON_ABORT is not set
+UCLIBC_HAS_STDIO_GETC_MACRO=y
+UCLIBC_HAS_STDIO_PUTC_MACRO=y
+UCLIBC_HAS_STDIO_AUTO_RW_TRANSITION=y
+# UCLIBC_HAS_FOPEN_LARGEFILE_MODE is not set
+UCLIBC_HAS_FOPEN_EXCLUSIVE_MODE=y
+UCLIBC_HAS_GLIBC_CUSTOM_STREAMS=y
+UCLIBC_HAS_PRINTF_M_SPEC=y
+UCLIBC_HAS_ERRNO_MESSAGES=y
+# UCLIBC_HAS_SYS_ERRLIST is not set
+UCLIBC_HAS_SIGNUM_MESSAGES=y
+# UCLIBC_HAS_SYS_SIGLIST is not set
+UCLIBC_HAS_GNU_GETOPT=y
+UCLIBC_HAS_GNU_GETSUBOPT=y
+
+#
+# Big and Tall
+#
+UCLIBC_HAS_REGEX=y
+UCLIBC_HAS_REGEX_OLD=y
+UCLIBC_HAS_FNMATCH=y
+UCLIBC_HAS_FNMATCH_OLD=y
+# UCLIBC_HAS_WORDEXP is not set
+UCLIBC_HAS_FTW=y
+UCLIBC_HAS_GLOB=y
+UCLIBC_HAS_GNU_GLOB=y
+
+#
+# Library Installation Options
+#
+RUNTIME_PREFIX="/"
+DEVEL_PREFIX="/usr/"
+
+#
+# Security options
+#
+# UCLIBC_HAS_ARC4RANDOM is not set
+# HAVE_NO_SSP is not set
+# UCLIBC_HAS_SSP is not set
+# UCLIBC_BUILD_NOEXECSTACK is not set
+
+#
+# uClibc development/debugging options
+#
+CROSS_COMPILER_PREFIX=""
+UCLIBC_EXTRA_CFLAGS=""
+# DODEBUG is not set
+# DODEBUG_PT is not set
+DOSTRIP=y
+# DOASSERTS is not set
+# UCLIBC_MALLOC_DEBUGGING is not set
+WARNINGS="-Wall"
+# EXTRA_WARNINGS is not set
+# DOMULTI is not set
+# UCLIBC_MJN3_ONLY is not set
diff --git a/recipes/uclibc/uclibc.inc b/recipes/uclibc/uclibc.inc
index 903aea2..f63efd7 100644
--- a/recipes/uclibc/uclibc.inc
+++ b/recipes/uclibc/uclibc.inc
@@ -176,8 +176,10 @@ do_install() {
oe_runmake "SSP_ALL_CFLAGS=${TARGET_LINK_HASH_STYLE}" utils
oe_runmake STRIPTOOL=true PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
install_utils
-
- # oe_runstrip needs +x on files
- chmod +x ${D}/${base_libdir}/*
+ # see gcc/gcc-configure-common.inc for SHARED_LIBRARIES
+ if [ "x$SHARED_LIBRARIESy" != "xnoy"; then
+ # oe_runstrip needs +x on files
+ chmod +x ${D}/${base_libdir}/*
+ fi
}
diff --git a/recipes/uclibc/uclibc_nios2-0.9.27.bb b/recipes/uclibc/uclibc_nios2-0.9.27.bb
new file mode 100644
index 0000000..1fd729d
--- /dev/null
+++ b/recipes/uclibc/uclibc_nios2-0.9.27.bb
@@ -0,0 +1,19 @@
+DEFAULT_PREFERENCE = "1"
+
+require uclibc.inc
+PR = "${INC_PR}.0"
+
+PROVIDES += "virtual/${TARGET_PREFIX}libc-for-gcc"
+
+SRC_URI += "http://127.0.0.1/uClibc-${PV}.tar.bz2"
+S = "${WORKDIR}/uClibc"
+
+#recent versions uclibc require real kernel headers
+PACKAGE_ARCH = "${MACHINE_ARCH}"
+
+#as stated above, uclibc needs real kernel-headers
+#however: we can't depend on virtual/kernel when nptl hits due to depends deadlocking ....
+KERNEL_SOURCE = "${STAGING_DIR_HOST}/${exec_prefix}"
+
+#SRC_URI += "http://127.0.0.1/uClibc-${PV}.tar.bz2"
+#S = "${WORKDIR}/git"
diff --git a/recipes/uclibc/uclibc_nios2-0.9.29.bb b/recipes/uclibc/uclibc_nios2-0.9.29.bb
new file mode 100644
index 0000000..414101f
--- /dev/null
+++ b/recipes/uclibc/uclibc_nios2-0.9.29.bb
@@ -0,0 +1,28 @@
+DEFAULT_PREFERENCE = "1"
+
+require uclibc.inc
+PR = "${INC_PR}.0"
+
+PROVIDES += "virtual/${TARGET_PREFIX}libc-for-gcc"
+
+# from GIT
+SRC_URI = "git://sopc.et.ntust.edu.tw/git/uClibc.git;protocol=http"
+S = "${WORKDIR}/git"
+SRCREV = "e355ed8763cb157ac865bc298478f6ef8c984a11"
+
+# or from an archive:
+#SRC_URI = "http://127.0.0.1/uClibc-${PV}.tar.bz2"
+#S = "${WORKDIR}/uClibc"
+
+SRC_URI += "${@['${UCLIBC_LOCALE_URI}', ''][bb.data.getVar('USE_NLS', d, 1) != 'yes']} \
+file://uClibc.config \
+"
+
+#recent versions uclibc require real kernel headers
+PACKAGE_ARCH = "${MACHINE_ARCH}"
+
+#as stated above, uclibc needs real kernel-headers
+#however: we can't depend on virtual/kernel when nptl hits due to depends deadlocking ....
+KERNEL_SOURCE = "${STAGING_DIR_HOST}/${exec_prefix}"
+
+
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] angstrom-uclibc.inc: Exempt nios2 from GNU hash style.
2009-12-06 22:44 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Leon Woestenberg
2009-12-07 10:39 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Koen Kooi
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/include/angstrom-uclibc.inc | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/conf/distro/include/angstrom-uclibc.inc b/conf/distro/include/angstrom-uclibc.inc
index e49d078..004d904 100644
--- a/conf/distro/include/angstrom-uclibc.inc
+++ b/conf/distro/include/angstrom-uclibc.inc
@@ -27,7 +27,7 @@ BUILD_OPTIMIZATION = "-O2 -ggdb3"
#Note that this testing was done without the gcc-pr32889.patch.
FULL_OPTIMIZATION_avr32 = "-Os -fomit-frame-pointer"
-TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32', 'nios2']]}"
+TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32']]}"
CXXFLAGS += "-fvisibility-inlines-hidden"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers.
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 from GNU hash style Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Leon Woestenberg
2009-12-07 10:41 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Koen Kooi
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
This allows machines/archs to override towards older kernels and
matching headers. This was needed for nios2.
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/angstrom-2008.1.conf | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/conf/distro/angstrom-2008.1.conf b/conf/distro/angstrom-2008.1.conf
index 51d8242..abc9a93 100644
--- a/conf/distro/angstrom-2008.1.conf
+++ b/conf/distro/angstrom-2008.1.conf
@@ -79,7 +79,7 @@ PREFERRED_VERSION_linux-handhelds-2.6 ?= "2.6.21-hh20"
#KERNEL_INITRAMFS_PATH = "${KERNEL_INITRAMFS_DIR}/$(readlink ${KERNEL_INITRAMFS_DIR}initramfs-bootmenu-image-${MACHINE}.cpio.gz)"
#This is unrelated to the kernel version, but userspace apps (e.g. HAL) require a recent version to build against
-PREFERRED_VERSION_linux-libc-headers ?= "2.6.31"
+PREFERRED_VERSION_linux-libc-headers = "2.6.31"
#Prefer glibc 2.6 and uclibc 0.9.30, these have had the most testing.
PREFERRED_VERSION_glibc ?= "2.9"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2.
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 architecture from GNU hash style Leon Woestenberg
2009-12-07 10:42 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Koen Kooi
2009-12-07 10:41 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Koen Kooi
1 sibling, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/include/sane-srcrevs.inc | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git a/conf/distro/include/sane-srcrevs.inc b/conf/distro/include/sane-srcrevs.inc
index 22fa976..e6a8ad3 100644
--- a/conf/distro/include/sane-srcrevs.inc
+++ b/conf/distro/include/sane-srcrevs.inc
@@ -150,6 +150,7 @@ SRCREV_pn-linux-bfin ?= "3758"
SRCREV_pn-linux-eten ?= "ab2d414f4f13816af0ec0401b608133ca946624a"
SRCREV_pn-linux-hackndev-2.6 ?= "1308"
SRCREV_pn-linux-ixp4xx ?= "1089"
+SRCREV_pn-linux-libs-headers_nios2 = "d01303a1035a39e445007c7522d89ad985c4153c"
SRCREV_pn-linux-openmoko-2.6.24 ?= "fb42ce6724576fc173faf8abfb04aa2c36d213b7"
SRCREV_pn-linux-openmoko-2.6.28 ?= "8c65792a5c83c76d662a617a7c4e1ae8104bb6a5"
SRCREV_pn-linux-openmoko-2.6.31 ?= "4331f6c95fadc37ea89359d6afb915be838790f9"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread
* [PATCH] angstrom-uclibc.inc: Exempt nios2 architecture from GNU hash style.
2009-12-06 22:44 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Leon Woestenberg
2009-12-07 10:42 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Koen Kooi
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/include/angstrom-uclibc.inc | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/conf/distro/include/angstrom-uclibc.inc b/conf/distro/include/angstrom-uclibc.inc
index 004d904..e49d078 100644
--- a/conf/distro/include/angstrom-uclibc.inc
+++ b/conf/distro/include/angstrom-uclibc.inc
@@ -27,7 +27,7 @@ BUILD_OPTIMIZATION = "-O2 -ggdb3"
#Note that this testing was done without the gcc-pr32889.patch.
FULL_OPTIMIZATION_avr32 = "-Os -fomit-frame-pointer"
-TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32']]}"
+TARGET_LINK_HASH_STYLE = "${@['-Wl,--hash-style=gnu',''][bb.data.getVar('TARGET_ARCH',d,1) in ['mips', 'mipsel', 'avr32', 'nios2']]}"
CXXFLAGS += "-fvisibility-inlines-hidden"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork.
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 architecture from GNU hash style Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc-initial-nios2-0.9.29: For nios2, go to 0.9.29 Leon Woestenberg
2009-12-07 10:43 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Koen Kooi
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Tested-by: Walter Goossens <walter.goossens@axon.tv>
Tested-by: Leon Woestenberg <leon@sidebranch.com>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
.../headless_hwselect.patch | 120 +
| 24 +
| 3492 ++++++++++++++++++++
3 files changed, 3636 insertions(+), 0 deletions(-)
create mode 100644 recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/headless_hwselect.patch
create mode 100644 recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/procinfo.h
create mode 100755 recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/system.ptf
diff --git a/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/headless_hwselect.patch b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/headless_hwselect.patch
new file mode 100644
index 0000000..3029f69
--- /dev/null
+++ b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/headless_hwselect.patch
@@ -0,0 +1,120 @@
+diff -urPN nios2-linux-test-dm/linux-2.6/arch/nios2/Makefile nios2-linux/linux-2.6/arch/nios2/Makefile
+--- nios2-linux-test-dm/linux-2.6/arch/nios2/Makefile 2009-07-30 10:27:19.000000000 +0000
++++ nios2-linux/linux-2.6/arch/nios2/Makefile 2009-08-17 15:07:40.000000000 +0000
+@@ -134,7 +134,8 @@
+ mkdir -p $(dir $(objtree)/$(HARDWARE_MK)); \
+ perl -I$(TOPDIR)/arch/$(ARCH)/scripts \
+ $(srctree)/arch/$(ARCH)/scripts/hwselect.pl $(SYSPTF) \
+- $(objtree)/$(HARDWARE_MK)
++ $(objtree)/$(HARDWARE_MK) \
++ $(CPU_SELECTION) $(MEM_SELECTION)
+ endef
+
+ .PHONY: hwselect
+diff -urPN nios2-linux-test-dm/linux-2.6/arch/nios2/scripts/hwselect.pl nios2-linux/linux-2.6/arch/nios2/scripts/hwselect.pl
+--- nios2-linux-test-dm/linux-2.6/arch/nios2/scripts/hwselect.pl 2009-07-30 10:27:19.000000000 +0000
++++ nios2-linux/linux-2.6/arch/nios2/scripts/hwselect.pl 2009-08-17 15:05:45.000000000 +0000
+@@ -14,6 +14,10 @@
+ my $index;
+ my $system;
+
++my $cpu_selection;
++my $cpu_index = -1;
++my $mem_selected;
++my $mem_index = -1;
+ #
+ # Subroutine: Prompt user for an answer
+ #
+@@ -36,8 +40,12 @@
+ #
+ # Check for correct number of args
+ #
+-
+-if (scalar (@ARGV) != 2) {
++if (scalar (@ARGV) == 4) {
++ $ptf_filename = $ARGV[0];
++ $target_filename = $ARGV[1];
++ $cpu_index = $ARGV[2];
++ $mem_index = $ARGV[3];
++} elsif (scalar (@ARGV) != 2) {
+ print STDERR "ERROR: Invalid number of parameters.\n";
+ exit;
+ } else {
+@@ -67,27 +75,37 @@
+ # Grab listing of Nios II processors and force user to select one:
+ #
+
+-print "\n--- Please select which CPU you wish to build the kernel against:\n\n";
+-
+ my @cpulist = $system->getCPUList ('altera_nios2');
+-my %cpuinfo;
+-
+-$index = 1;
+-foreach my $cpu (@cpulist) {
+- my $cpu_module = $system->getCPU ($cpu);
+- if ($cpu_module->isEnabled ()) {
+- my $class = $cpu_module->getClass();
+- my $type = $cpu_module->getWSAAssignment('cpu_selection');
+- my $version = $cpu_module->getVersion();
+-
+- print "($index) $cpu - Class: $class Type: $type Version: $version\n";
++if( scalar(@cpulist) == 1 )
++{
++# Only one CPU to choose from...
++ $cpu_index = 1;
++}
++if (($cpu_index <= 0) || ($cpu_index > scalar(@cpulist))) {
++ print "\n--- Please select which CPU you wish to build the kernel against:\n\n";
++
++ my %cpuinfo;
++
++ $index = 1;
++ foreach my $cpu (@cpulist) {
++ my $cpu_module = $system->getCPU ($cpu);
++ if ($cpu_module->isEnabled ()) {
++ my $class = $cpu_module->getClass();
++ my $type = $cpu_module->getWSAAssignment('cpu_selection');
++ my $version = $cpu_module->getVersion();
++
++ print "($index) $cpu - Class: $class Type: $type Version: $version\n";
++ }
++ $index += 1;
+ }
+- $index += 1;
+-}
+
+-print "\n";
++ print "\n";
+
+-my $cpu_selection = $cpulist[request_answer (1, $index - 1) - 1];
++ $cpu_selection = $cpulist[request_answer (1, $index - 1) - 1];
++} else {
++ $cpu_selection = $cpulist[($cpu_index-1)];
++ print "Selected ($cpu_index) $cpu_selection as the main CPU";
++}
+
+ #
+ # Grab list of memory devices that $cpu_selection is hooked up to:
+@@ -109,6 +127,7 @@
+ #
+ # Select program memory to execute kernel from:
+ #
++
+ print "\n--- Please select a device to execute kernel from:\n\n";
+
+ $index = 1;
+@@ -119,7 +138,13 @@
+ }
+
+ my @memlist = keys (%meminfo);
+-my $mem_selected = $memlist[request_answer (1, $index - 1) - 1];
++if( scalar(@memlist) == 1)
++{
++ $mem_index = 1;
++} elsif (($mem_index <= 0) || ($mem_index > scalar(@memlist))) {
++ $mem_index = request_answer (1, $index -1);
++}
++$mem_selected = $memlist[$mem_index - 1];
+
+ print "\n--- Summary using\n\n";
+ print "PTF: $ptf_filename\n";
--git a/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/procinfo.h b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/procinfo.h
new file mode 100644
index 0000000..8cdf828
--- /dev/null
+++ b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/procinfo.h
@@ -0,0 +1,24 @@
+/*
+ * linux/include/asm-arm/procinfo.h
+ *
+ * Copyright (C) 1996-1999 Russell King
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#ifndef __ASM_PROCINFO_H
+#define __ASM_PROCINFO_H
+
+#define HWCAP_SWP 1
+#define HWCAP_HALF 2
+#define HWCAP_THUMB 4
+#define HWCAP_26BIT 8 /* Play it safe */
+#define HWCAP_FAST_MULT 16
+#define HWCAP_FPA 32
+#define HWCAP_VFP 64
+#define HWCAP_EDSP 128
+#define HWCAP_JAVA 256
+#define HWCAP_IWMMXT 512
+#define HWCAP_CRUNCH 1024
+#endif
--git a/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/system.ptf b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/system.ptf
new file mode 100755
index 0000000..8194067
--- /dev/null
+++ b/recipes/linux-libc-headers/linux-libc-headers-nios2-2.6.28/system.ptf
@@ -0,0 +1,3492 @@
+SYSTEM NIOS
+{
+ System_Wizard_Version = "9.00";
+ System_Wizard_Build = "132";
+ #
+ # Generated by: com.altera.sopcmodel.ensemble.EnsembleGeneratePTF
+ # Date: 2009.07.08.11:10:21
+ #
+ # clock_source "clk"
+ # altera_nios2 "cpu"
+ # altera_avalon_new_sdram_controller "ext_sdram"
+ # altera_avalon_timer "timer"
+ # altera_avalon_sysid "sysid"
+ # altera_avalon_tri_state_bridge "tristate_bridge"
+ # altera_avalon_cfi_flash "cfi_flash"
+ # clock_source "clk_half"
+ # altera_avalon_remote_update_cycloneiii "cycloneiii"
+ # altera_nios_custom_instr_floating_point "cpu_fpoint"
+ # fifoed_avalon_uart_classic "UART_backplane"
+ # fifoed_avalon_uart_classic "UART_daughter"
+ # fifoed_avalon_uart_classic "axonbus"
+ # opencores_i2c_master "I2C_local"
+ #
+ # Contains 31 connections.
+ #
+ Builder_Application = "sopc_builder_ca";
+ #. values for Builder_Application are:
+ #. sopc_builder_preview --> 6.1p, 7.0p prerelease versions
+ #. sopc_builder_ca --> 7.1 and later
+ #. (missing) --> 6.0 or earlier
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ hdl_language = "vhdl";
+ device_family = "CYCLONEIII";
+ device_family_id = "CYCLONEIII";
+ generate_sdk = "0";
+ do_build_sim = "0";
+ hardcopy_compatible = "0";
+ CLOCKS
+ {
+ CLOCK clk
+ {
+ frequency = "66660000";
+ source = "External";
+ Is_Clock_Source = "0";
+ display_name = "clk";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "clk.clk";
+ }
+ CLOCK clk_half
+ {
+ frequency = "33330000";
+ source = "External";
+ Is_Clock_Source = "0";
+ display_name = "clk_half";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "clk_half.clk";
+ }
+ }
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ clock_freq = "66660000";
+ board_class = "";
+ view_master_columns = "1";
+ view_master_priorities = "0";
+ generate_hdl = "";
+ bustype_column_width = "0";
+ clock_column_width = "80";
+ name_column_width = "75";
+ desc_column_width = "75";
+ base_column_width = "75";
+ end_column_width = "75";
+ BOARD_INFO
+ {
+ altera_avalon_cfi_flash
+ {
+ reference_designators = "";
+ }
+ }
+ }
+ MODULE cpu
+ {
+ MASTER instruction_master
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT i_address
+ {
+ type = "address";
+ width = "28";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT i_read
+ {
+ type = "read";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT i_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT i_readdatavalid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT i_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Max_Address_Width = "32";
+ Data_Width = "32";
+ Address_Width = "28";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "";
+ Linewrap_Bursts = "";
+ Burst_On_Burst_Boundaries_Only = "";
+ Always_Burst_Max_Burst = "";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Address_Group = "0";
+ Has_IRQ = "0";
+ Irq_Scheme = "individual_requests";
+ Interrupt_Range = "0-0";
+ }
+ MEMORY_MAP
+ {
+ Entry cpu/jtag_debug_module
+ {
+ address = "0x08000800";
+ span = "0x00000800";
+ is_bridge = "0";
+ }
+ Entry ext_sdram/s1
+ {
+ address = "0x00000000";
+ span = "0x04000000";
+ is_bridge = "0";
+ }
+ Entry cfi_flash/s1
+ {
+ address = "0x04000000";
+ span = "0x02000000";
+ is_bridge = "0";
+ }
+ }
+ }
+ MASTER custom_instruction_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "nios_custom_instruction";
+ Data_Width = "32";
+ Address_Width = "8";
+ Is_Custom_Instruction = "1";
+ Is_Enabled = "1";
+ Max_Address_Width = "8";
+ Base_Address = "N/A";
+ Is_Visible = "0";
+ }
+ PORT_WIRING
+ {
+ PORT dataa
+ {
+ type = "dataa";
+ width = "32";
+ direction = "output";
+ }
+ PORT datab
+ {
+ type = "datab";
+ width = "32";
+ direction = "output";
+ }
+ PORT result
+ {
+ type = "result";
+ width = "32";
+ direction = "input";
+ }
+ PORT clk_en
+ {
+ type = "clk_en";
+ width = "1";
+ direction = "output";
+ }
+ PORT reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "output";
+ }
+ PORT start
+ {
+ type = "start";
+ width = "1";
+ direction = "output";
+ }
+ PORT done
+ {
+ type = "done";
+ width = "1";
+ direction = "input";
+ }
+ PORT n
+ {
+ type = "n";
+ width = "8";
+ direction = "output";
+ }
+ PORT a
+ {
+ type = "a";
+ width = "5";
+ direction = "output";
+ }
+ PORT b
+ {
+ type = "b";
+ width = "5";
+ direction = "output";
+ }
+ PORT c
+ {
+ type = "c";
+ width = "5";
+ direction = "output";
+ }
+ PORT readra
+ {
+ type = "readra";
+ width = "1";
+ direction = "output";
+ }
+ PORT readrb
+ {
+ type = "readrb";
+ width = "1";
+ direction = "output";
+ }
+ PORT writerc
+ {
+ type = "writerc";
+ width = "1";
+ direction = "output";
+ }
+ }
+ }
+ SLAVE jtag_debug_module
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "2048";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "9";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Accepts_External_Connections = "1";
+ Requires_Internal_Connections = "";
+ MASTERED_BY cpu/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "0x08000800";
+ }
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x08000800";
+ }
+ Base_Address = "0x08000800";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Uses_Tri_State_Data_Bus = "0";
+ Has_IRQ = "0";
+ JTAG_Hub_Base_Id = "1118278";
+ JTAG_Hub_Instance_Id = "0";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT jtag_debug_module_address
+ {
+ type = "address";
+ width = "9";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_byteenable
+ {
+ type = "byteenable";
+ width = "4";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_debugaccess
+ {
+ type = "debugaccess";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_resetrequest
+ {
+ type = "resetrequest";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_select
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ }
+ MASTER data_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Irq_Scheme = "individual_requests";
+ Bus_Type = "avalon";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Max_Address_Width = "32";
+ Data_Width = "32";
+ Address_Width = "28";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Is_Data_Master = "1";
+ Address_Group = "0";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Interrupt_Range = "0-31";
+ }
+ PORT_WIRING
+ {
+ PORT d_irq
+ {
+ type = "irq";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_address
+ {
+ type = "address";
+ width = "28";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_byteenable
+ {
+ type = "byteenable";
+ width = "4";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_read
+ {
+ type = "read";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_readdatavalid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_write
+ {
+ type = "write";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_debugaccess_to_roms
+ {
+ type = "debugaccess";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ MEMORY_MAP
+ {
+ Entry cpu/jtag_debug_module
+ {
+ address = "0x08000800";
+ span = "0x00000800";
+ is_bridge = "0";
+ }
+ Entry ext_sdram/s1
+ {
+ address = "0x00000000";
+ span = "0x04000000";
+ is_bridge = "0";
+ }
+ Entry timer/s1
+ {
+ address = "0x08000000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry cfi_flash/s1
+ {
+ address = "0x04000000";
+ span = "0x02000000";
+ is_bridge = "0";
+ }
+ Entry sysid/control_slave
+ {
+ address = "0x07000020";
+ span = "0x00000008";
+ is_bridge = "0";
+ }
+ Entry cycloneiii/s1
+ {
+ address = "0x07010000";
+ span = "0x00000100";
+ is_bridge = "0";
+ }
+ Entry UART_backplane/s1
+ {
+ address = "0x07001160";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry UART_daughter/s1
+ {
+ address = "0x070011a0";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry axonbus/s1
+ {
+ address = "0x07001140";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry I2C_local/s1
+ {
+ address = "0x07001100";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ cache_has_dcache = "1";
+ cache_dcache_size = "2048";
+ cache_dcache_line_size = "32";
+ cache_dcache_bursts = "0";
+ cache_dcache_ram_block_type = "AUTO";
+ num_tightly_coupled_data_masters = "0";
+ gui_num_tightly_coupled_data_masters = "0";
+ gui_include_tightly_coupled_data_masters = "0";
+ gui_omit_avalon_data_master = "0";
+ cache_has_icache = "1";
+ cache_icache_size = "4096";
+ cache_icache_line_size = "32";
+ cache_icache_ram_block_type = "AUTO";
+ cache_icache_bursts = "0";
+ num_tightly_coupled_instruction_masters = "0";
+ gui_num_tightly_coupled_instruction_masters = "0";
+ gui_include_tightly_coupled_instruction_masters = "0";
+ debug_level = "2";
+ include_oci = "1";
+ oci_num_xbrk = "0";
+ oci_num_dbrk = "0";
+ oci_dbrk_trace = "0";
+ oci_dbrk_pairs = "0";
+ oci_onchip_trace = "0";
+ oci_offchip_trace = "0";
+ oci_data_trace = "0";
+ include_third_party_debug_port = "0";
+ oci_trace_addr_width = "7";
+ oci_debugreq_signals = "0";
+ oci_trigger_arming = "1";
+ oci_embedded_pll = "0";
+ oci_assign_jtag_instance_id = "0";
+ oci_jtag_instance_id = "0";
+ oci_num_pm = "0";
+ oci_pm_width = "32";
+ performance_counters_present = "0";
+ performance_counters_width = "32";
+ always_encrypt = "1";
+ debug_simgen = "0";
+ activate_model_checker = "0";
+ activate_test_end_checker = "0";
+ activate_trace = "1";
+ activate_monitors = "1";
+ clear_x_bits_ld_non_bypass = "1";
+ bit_31_bypass_dcache = "1";
+ hdl_sim_caches_cleared = "1";
+ hbreak_test = "0";
+ allow_full_address_range = "0";
+ extra_exc_info = "0";
+ branch_prediction_type = "Dynamic";
+ bht_ptr_sz = "8";
+ bht_index_pc_only = "0";
+ gui_branch_prediction_type = "Automatic";
+ full_waveform_signals = "0";
+ export_pcb = "0";
+ avalon_debug_port_present = "0";
+ illegal_instructions_trap = "0";
+ illegal_memory_access_detection = "0";
+ illegal_mem_exc = "0";
+ slave_access_error_exc = "0";
+ division_error_exc = "0";
+ eic_present = "0";
+ num_shadow_reg_sets = "0";
+ gui_mmu_present = "0";
+ mmu_present = "0";
+ process_id_num_bits = "8";
+ tlb_ptr_sz = "7";
+ tlb_num_ways = "16";
+ udtlb_num_entries = "6";
+ uitlb_num_entries = "4";
+ fast_tlb_miss_exc_slave = "";
+ fast_tlb_miss_exc_offset = "0x00000000";
+ mpu_present = "0";
+ mpu_num_data_regions = "8";
+ mpu_num_inst_regions = "8";
+ mpu_min_data_region_size_log2 = "12";
+ mpu_min_inst_region_size_log2 = "12";
+ mpu_use_limit = "0";
+ hardware_divide_present = "0";
+ gui_hardware_divide_setting = "0";
+ hardware_multiply_present = "1";
+ hardware_multiply_impl = "embedded_mul";
+ shift_rot_impl = "fast_le_shift";
+ gui_hardware_multiply_setting = "embedded_mul_fast_le_shift";
+ reset_slave = "cfi_flash/s1";
+ break_slave = "cpu/jtag_debug_module";
+ exc_slave = "ext_sdram/s1";
+ reset_offset = "0x00400000";
+ break_offset = "0x00000020";
+ exc_offset = "0x00000020";
+ cpu_reset = "0";
+ CPU_Implementation = "fast";
+ cpu_selection = "f";
+ device_family_id = "CYCLONEIII";
+ address_stall_present = "1";
+ dsp_block_supports_shift = "0";
+ mrams_present = "0";
+ cpuid_value = "0";
+ dont_overwrite_cpuid = "1";
+ allow_legacy_sdk = "1";
+ legacy_sdk_support = "1";
+ inst_addr_width = "28";
+ data_addr_width = "28";
+ CPU_Architecture = "nios2";
+ cache_icache_burst_type = "none";
+ oci_sync_depth = "2";
+ hardware_multiply_omits_msw = "1";
+ big_endian = "0";
+ break_slave_override = "";
+ break_offset_override = "0x20";
+ altera_show_unreleased_features = "0";
+ altera_show_unpublished_features = "0";
+ altera_internal_test = "0";
+ alt_log_port_base = "";
+ alt_log_port_type = "";
+ cpuid_sz = "1";
+ gui_illegal_instructions_trap = "0";
+ advanced_exc = "0";
+ gui_illegal_memory_access_detection = "0";
+ cache_omit_dcache = "0";
+ cache_omit_icache = "0";
+ omit_instruction_master = "0";
+ omit_data_master = "0";
+ ras_ptr_sz = "4";
+ jtb_ptr_sz = "5";
+ ibuf_ptr_sz = "4";
+ always_bypass_dcache = "0";
+ iss_trace_on = "0";
+ iss_trace_warning = "1";
+ iss_trace_info = "1";
+ iss_trace_disassembly = "0";
+ iss_trace_registers = "0";
+ iss_trace_instr_count = "0";
+ iss_software_debug = "0";
+ iss_software_debug_port = "9996";
+ iss_memory_dump_start = "";
+ iss_memory_dump_end = "";
+ Boot_Copier = "boot_loader_cfi.srec";
+ Boot_Copier_EPCS = "boot_loader_epcs.srec";
+ Boot_Copier_EPCS_SII_SIII_CIII = "boot_loader_epcs_sii_siii_ciii.srec";
+ Boot_Copier_BE = "boot_loader_cfi_be.srec";
+ Boot_Copier_EPCS_BE = "boot_loader_epcs_be.srec";
+ Boot_Copier_EPCS_SII_SIII_CIII_BE = "boot_loader_epcs_sii_siii_ciii_be.srec";
+ CONSTANTS
+ {
+ CONSTANT __nios_catch_irqs__
+ {
+ value = "1";
+ comment = "Include panic handler for all irqs (needs uart)";
+ }
+ CONSTANT __nios_use_constructors__
+ {
+ value = "1";
+ comment = "Call c++ static constructors";
+ }
+ CONSTANT __nios_use_small_printf__
+ {
+ value = "1";
+ comment = "Smaller non-ANSI printf, with no floating point";
+ }
+ CONSTANT nasys_has_icache
+ {
+ value = "1";
+ comment = "True if instruction cache present";
+ }
+ CONSTANT nasys_icache_size
+ {
+ value = "4096";
+ comment = "Size in bytes of instruction cache";
+ }
+ CONSTANT nasys_icache_line_size
+ {
+ value = "32";
+ comment = "Size in bytes of each icache line";
+ }
+ CONSTANT nasys_icache_line_size_log2
+ {
+ value = "5";
+ comment = "Log2 size in bytes of each icache line";
+ }
+ CONSTANT nasys_has_dcache
+ {
+ value = "1";
+ comment = "True if instruction cache present";
+ }
+ CONSTANT nasys_dcache_size
+ {
+ value = "2048";
+ comment = "Size in bytes of data cache";
+ }
+ CONSTANT nasys_dcache_line_size
+ {
+ value = "32";
+ comment = "Size in bytes of each dcache line";
+ }
+ CONSTANT nasys_dcache_line_size_log2
+ {
+ value = "5";
+ comment = "Log2 size in bytes of each dcache line";
+ }
+ }
+ license_status = "";
+ mainmem_slave = "cfi_flash/s1";
+ datamem_slave = "cfi_flash/s1";
+ maincomm_slave = "axonbus/s1";
+ germs_monitor_id = "";
+ }
+ class = "altera_nios2";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Parameters_Signature = "";
+ Is_CPU = "1";
+ Instantiate_In_System_Module = "1";
+ Required_Device_Family = "STRATIX,STRATIXGX,STRATIXII,STRATIXIIGX,STRATIXIIGXLITE,STRATIXIII,STRATIXIV,CYCLONE,CYCLONEII,CYCLONEIII,HARDCOPYIII,ARRIAII,TARPON,HARDCOPYIV";
+ Default_Module_Name = "cpu";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ Settings_Summary = "Nios II/f
+ <br> 4-Kbyte Instruction Cache
+ <br> 2-Kbyte Data Cache
+ <br> JTAG Debug Module
+ ";
+ MESSAGES
+ {
+ }
+ }
+ }
+ iss_model_name = "altera_nios2";
+ HDL_INFO
+ {
+ # The list of files associated with this module (for synthesis
+ # and other purposes) depends on the users' wizard-choices.
+ # This section will be filled-in by the Generator_Program
+ # after the module logic has been created and the
+ # various filenames are known.
+ }
+ MASTER tightly_coupled_instruction_master_0
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Is_Instruction_Master = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_1
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_2
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_3
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER data_master2
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "1";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ }
+ }
+ MASTER tightly_coupled_data_master_0
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_1
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_2
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_3
+ {
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program after
+ # the module logic has been created and the ports are known.
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT jtag_debug_trigout
+ {
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT jtag_debug_offchip_trace_clk
+ {
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT jtag_debug_offchip_trace_data
+ {
+ width = "18";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT clkx2
+ {
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ visible = "0";
+ }
+ }
+ }
+ MODULE ext_sdram
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_addr
+ {
+ type = "address";
+ width = "24";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_be_n
+ {
+ type = "byteenable_n";
+ width = "4";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_cs
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_data
+ {
+ type = "writedata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_rd_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT az_wr_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT za_data
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT za_valid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT za_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT zs_addr
+ {
+ direction = "output";
+ width = "13";
+ Is_Enabled = "0";
+ }
+ PORT zs_ba
+ {
+ direction = "output";
+ width = "2";
+ Is_Enabled = "0";
+ }
+ PORT zs_cas_n
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ PORT zs_cke
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ PORT zs_cs_n
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ PORT zs_dq
+ {
+ direction = "inout";
+ width = "32";
+ Is_Enabled = "0";
+ }
+ PORT zs_dqm
+ {
+ direction = "output";
+ width = "4";
+ Is_Enabled = "0";
+ }
+ PORT zs_ras_n
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ PORT zs_we_n
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "67108864";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "9";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "24";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "0x00000000";
+ }
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x00000000";
+ }
+ Base_Address = "0x00000000";
+ Has_IRQ = "0";
+ Simulation_Num_Lanes = "1";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ iss_model_name = "altera_memory";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ register_data_in = "1";
+ sim_model_base = "0";
+ sdram_data_width = "32";
+ sdram_addr_width = "13";
+ sdram_row_width = "13";
+ sdram_col_width = "9";
+ sdram_num_chipselects = "1";
+ sdram_num_banks = "4";
+ refresh_period = "15.625";
+ powerup_delay = "200.0";
+ cas_latency = "3";
+ t_rfc = "70.0";
+ t_rp = "20.0";
+ t_mrd = "3";
+ t_rcd = "20.0";
+ t_ac = "5.5";
+ t_wr = "14.0";
+ init_refresh_commands = "2";
+ init_nop_delay = "0.0";
+ shared_data = "1";
+ sdram_bank_width = "2";
+ tristate_bridge_slave = "tristate_bridge/avalon_slave";
+ starvation_indicator = "0";
+ is_initialized = "1";
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = "az_addr";
+ radix = "hexadecimal";
+ }
+ SIGNAL b
+ {
+ name = "az_be_n";
+ radix = "hexadecimal";
+ }
+ SIGNAL c
+ {
+ name = "az_cs";
+ }
+ SIGNAL d
+ {
+ name = "az_data";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "az_rd_n";
+ }
+ SIGNAL f
+ {
+ name = "az_wr_n";
+ }
+ SIGNAL h
+ {
+ name = "za_data";
+ radix = "hexadecimal";
+ }
+ SIGNAL i
+ {
+ name = "za_valid";
+ }
+ SIGNAL j
+ {
+ name = "za_waitrequest";
+ }
+ SIGNAL l
+ {
+ name = "CODE";
+ radix = "ascii";
+ }
+ SIGNAL g
+ {
+ name = "clk";
+ }
+ SIGNAL k
+ {
+ name = "za_cannotrefresh";
+ suppress = "1";
+ }
+ SIGNAL m
+ {
+ name = "zs_addr";
+ radix = "hexadecimal";
+ suppress = "1";
+ }
+ SIGNAL n
+ {
+ name = "zs_ba";
+ radix = "hexadecimal";
+ suppress = "1";
+ }
+ SIGNAL o
+ {
+ name = "zs_cs_n";
+ radix = "hexadecimal";
+ suppress = "1";
+ }
+ SIGNAL p
+ {
+ name = "zs_ras_n";
+ suppress = "1";
+ }
+ SIGNAL q
+ {
+ name = "zs_cas_n";
+ suppress = "1";
+ }
+ SIGNAL r
+ {
+ name = "zs_we_n";
+ suppress = "1";
+ }
+ SIGNAL s
+ {
+ name = "zs_dq";
+ radix = "hexadecimal";
+ suppress = "1";
+ }
+ SIGNAL t
+ {
+ name = "zs_dqm";
+ radix = "hexadecimal";
+ suppress = "1";
+ }
+ SIGNAL u
+ {
+ name = "zt_addr";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL v
+ {
+ name = "zt_ba";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL w
+ {
+ name = "zt_oe";
+ suppress = "0";
+ }
+ SIGNAL x
+ {
+ name = "zt_cke";
+ suppress = "0";
+ }
+ SIGNAL y
+ {
+ name = "zt_chipselect";
+ suppress = "0";
+ }
+ SIGNAL z0
+ {
+ name = "zt_lock_n";
+ suppress = "0";
+ }
+ SIGNAL z1
+ {
+ name = "zt_ras_n";
+ suppress = "0";
+ }
+ SIGNAL z2
+ {
+ name = "zt_cas_n";
+ suppress = "0";
+ }
+ SIGNAL z3
+ {
+ name = "zt_we_n";
+ suppress = "0";
+ }
+ SIGNAL z4
+ {
+ name = "zt_cs_n";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL z5
+ {
+ name = "zt_dqm";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL z6
+ {
+ name = "zt_data";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL z7
+ {
+ name = "tz_data";
+ radix = "hexadecimal";
+ suppress = "0";
+ }
+ SIGNAL z8
+ {
+ name = "tz_waitrequest";
+ suppress = "0";
+ }
+ }
+ Fix_Me_Up = "";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Instantiate_In_System_Module = "1";
+ Is_Enabled = "1";
+ Default_Module_Name = "sdram";
+ Top_Level_Ports_Are_Enumerated = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Disable_Simulation_Port_Wiring = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ Settings_Summary = "16777216 x 32<br>
+ Memory size: 64 MBytes<br>
+ 512 MBits
+ <br>Sharing Pins Via Tristate Bridge";
+ }
+ }
+ class = "altera_avalon_new_sdram_controller";
+ class_version = "7.080900";
+ }
+ MODULE timer
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x08000000";
+ }
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "6";
+ }
+ Base_Address = "0x08000000";
+ Address_Group = "0";
+ }
+ }
+ class = "altera_avalon_timer";
+ class_version = "7.080900";
+ iss_model_name = "altera_avalon_timer";
+ SYSTEM_BUILDER_INFO
+ {
+ Instantiate_In_System_Module = "1";
+ Is_Enabled = "1";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ Settings_Summary = "Timer with 1 ms timeout period.";
+ Is_Collapsed = "1";
+ MESSAGES
+ {
+ }
+ }
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ always_run = "0";
+ fixed_period = "0";
+ snapshot = "1";
+ period = "1";
+ period_units = "ms";
+ reset_output = "0";
+ timeout_pulse_output = "0";
+ load_value = "66659";
+ counter_size = "32";
+ mult = "0.0010";
+ ticks_per_sec = "1000";
+ }
+ }
+ MODULE sysid
+ {
+ SLAVE control_slave
+ {
+ PORT_WIRING
+ {
+ PORT clock
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "1";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07000020";
+ }
+ Base_Address = "0x07000020";
+ Has_IRQ = "0";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ class = "altera_avalon_sysid";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Date_Modified = "";
+ Is_Enabled = "1";
+ Instantiate_In_System_Module = "1";
+ Fixed_Module_Name = "sysid";
+ Top_Level_Ports_Are_Enumerated = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ View
+ {
+ Settings_Summary = "No system ID yet. <br>
+ A unique ID is assigned every time <br>
+ the system is generated.";
+ MESSAGES
+ {
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ id = "1371320681";
+ timestamp = "1247051407";
+ regenerate_values = "0";
+ }
+ HDL_INFO
+ {
+ # The list of files associated with this module (for synthesis
+ # and other purposes) depends on the users' wizard-choices.
+ # This section will be filled-in by the Generator_Program
+ # after the module logic has been created and the
+ # various filenames are known.
+ }
+ PORT_WIRING
+ {
+ # The number and kind of ports that appear on this module
+ # depends on the user's wizard-choices.
+ # This section will be filled-in by the Generator_Program
+ # after the module logic has been created and the ports are known.
+ #
+ }
+ }
+ MODULE tristate_bridge
+ {
+ SLAVE avalon_slave
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "1";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "1";
+ Register_Outgoing_Signals = "1";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "N/A";
+ Base_Address = "N/A";
+ }
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "N/A";
+ Base_Address = "N/A";
+ }
+ Bridges_To = "tristate_master";
+ Base_Address = "N/A";
+ Has_IRQ = "0";
+ IRQ = "N/A";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ MASTER tristate_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon_tristate";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Bridges_To = "avalon_slave";
+ }
+ PORT_WIRING
+ {
+ }
+ MEMORY_MAP
+ {
+ Entry cfi_flash/s1
+ {
+ address = "0x04000000";
+ span = "0x02000000";
+ is_bridge = "0";
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ }
+ class = "altera_avalon_tri_state_bridge";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "1";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ }
+ MODULE cfi_flash
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT data
+ {
+ type = "data";
+ width = "16";
+ direction = "inout";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "24";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "0";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "0";
+ }
+ PORT select_n
+ {
+ type = "chipselect_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "0";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon_tristate";
+ Write_Wait_States = "100ns";
+ Read_Wait_States = "100ns";
+ Hold_Time = "20ns";
+ Setup_Time = "25ns";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "1";
+ Address_Span = "33554432";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "1";
+ Active_CS_Through_Read_Latency = "0";
+ Data_Width = "16";
+ Address_Width = "24";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY tristate_bridge/tristate_master
+ {
+ priority = "1";
+ Offset_Address = "0x04000000";
+ }
+ Base_Address = "0x04000000";
+ Has_IRQ = "0";
+ Simulation_Num_Lanes = "1";
+ Convert_Xs_To_0 = "1";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ class = "altera_avalon_cfi_flash";
+ Supports_Flash_File_System = "1";
+ flash_reference_designator = "";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ Setup_Value = "25";
+ Wait_Value = "100";
+ Hold_Value = "20";
+ Timing_Units = "ns";
+ Unit_Multiplier = "1";
+ Size = "33554432";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Simulation_Num_Lanes = "2";
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Make_Memory_Model = "1";
+ Instantiate_In_System_Module = "0";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ class = "altera_avalon_cfi_flash";
+ class_version = "7.080900";
+ iss_model_name = "altera_avalon_flash";
+ HDL_INFO
+ {
+ }
+ }
+ MODULE cycloneiii
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "6";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read
+ {
+ type = "read";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "2";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "6";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07010000";
+ ADAPTER_MASTER NIOS_clock_0/out
+ {
+ priority = "1";
+ }
+ }
+ Base_Address = "0x07010000";
+ Address_Group = "0";
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "altera_avalon_remote_update_cycloneiii";
+ gtf_class_version = "9.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_half";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/VHDL/SYGEG1-080630/VHDL/Quartus_Altera/Prj/cycloneiii.vho";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE cpu_fpoint
+ {
+ SLAVE s1
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "nios_custom_instruction";
+ Data_Width = "32";
+ Address_Width = "2";
+ Is_Custom_Instruction = "1";
+ Is_Enabled = "1";
+ ci_operands = "2";
+ ci_cycles = "1";
+ ci_inst_type = "variable multicycle";
+ Has_Base_Address = "1";
+ Base_Address = "0x000000fc";
+ ci_macro_name = "fpoint";
+ MASTERED_BY cpu/custom_instruction_master
+ {
+ priority = "1";
+ }
+ IRQ_MASTER cpu/custom_instruction_master
+ {
+ IRQ_Number = "NC";
+ }
+ Is_Base_Locked = "1";
+ Is_Visible = "0";
+ Address_Group = "0";
+ }
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ }
+ PORT clk_en
+ {
+ type = "clk_en";
+ width = "1";
+ direction = "input";
+ }
+ PORT reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ }
+ PORT start
+ {
+ type = "start";
+ width = "1";
+ direction = "input";
+ }
+ PORT n
+ {
+ type = "n";
+ width = "2";
+ direction = "input";
+ }
+ PORT dataa
+ {
+ type = "dataa";
+ width = "32";
+ direction = "input";
+ }
+ PORT datab
+ {
+ type = "datab";
+ width = "32";
+ direction = "input";
+ }
+ PORT result
+ {
+ type = "result";
+ width = "32";
+ direction = "output";
+ }
+ PORT done
+ {
+ type = "done";
+ width = "1";
+ direction = "output";
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ Use_Divider = "0";
+ ci_macro_name = "fpoint";
+ ci_cycles = "1";
+ ci_instr_format = "RR";
+ ci_has_prefix = "0";
+ ci_inst_type = "variable multicycle";
+ ci_operands = "2";
+ Precision = "1";
+ Reduced_Operation = "0";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Custom_Instruction = "1";
+ Is_Enabled = "1";
+ Date_Modified = "";
+ Is_Visible = "0";
+ Instantiate_In_System_Module = "1";
+ Clock_Source = "clk";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = "clk";
+ }
+ SIGNAL b
+ {
+ name = "clk_en";
+ }
+ SIGNAL c
+ {
+ name = "reset";
+ }
+ SIGNAL d
+ {
+ name = "start";
+ }
+ SIGNAL e
+ {
+ name = "n";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = "dataa";
+ radix = "hexadecimal";
+ }
+ SIGNAL g
+ {
+ name = "datab";
+ radix = "hexadecimal";
+ }
+ SIGNAL h
+ {
+ name = "result";
+ radix = "hexadecimal";
+ }
+ SIGNAL i
+ {
+ name = "done";
+ }
+ }
+ }
+ class = "altera_nios_custom_instr_floating_point";
+ class_version = "7.080900";
+ }
+ MODULE UART_backplane
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT dataavailable
+ {
+ type = "dataavailable";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readyfordata
+ {
+ type = "readyfordata";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "1cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "1";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07001160";
+ }
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "4";
+ }
+ Base_Address = "0x07001160";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT txd
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT rxd
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT rxused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT txused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT transmitting
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT cts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT rts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT irqexport
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ }
+ class = "fifoed_avalon_uart";
+ class_version = "7.1";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ use_tx_fifo = "1";
+ use_rx_fifo = "1";
+ baud = "115200";
+ data_bits = "8";
+ fixed_baud = "1";
+ parity = "N";
+ stop_bits = "1";
+ use_cts_rts = "0";
+ use_eop_register = "0";
+ sim_true_baud = "0";
+ sim_char_stream = "";
+ use_fifo = "0";
+ fifo_size = "16";
+ fifo_export_used = "0";
+ export_irq = "0";
+ hw_cts = "0";
+ trans_pin = "0";
+ fifo_size_tx = "8";
+ fifo_size_rx = "8";
+ tx_fifo_LE = "0";
+ rx_fifo_LE = "0";
+ combine_fifo = "0";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ Settings_Summary = "8-bit UART with 115200 baud, <br>
+ 1 stop bits and N parity";
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = " Bus Interface";
+ format = "Divider";
+ }
+ SIGNAL b
+ {
+ name = "chipselect";
+ }
+ SIGNAL c
+ {
+ name = "address";
+ radix = "hexadecimal";
+ }
+ SIGNAL d
+ {
+ name = "writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = " Internals";
+ format = "Divider";
+ }
+ SIGNAL g
+ {
+ name = "tx_ready";
+ }
+ SIGNAL h
+ {
+ name = "tx_data";
+ radix = "ascii";
+ }
+ SIGNAL i
+ {
+ name = "rx_char_ready";
+ }
+ SIGNAL j
+ {
+ name = "rx_data";
+ radix = "ascii";
+ }
+ }
+ INTERACTIVE_OUT log
+ {
+ enable = "0";
+ file = "_log_module.txt";
+ # suffix to $module_name in em_uart.pl
+ radix = "ascii";
+ signals = "temp,list";
+ exe = "perl -- tail-f.pl";
+ }
+ INTERACTIVE_IN drive
+ {
+ enable = "0";
+ # file descriptors are really just suffixes used by perl...
+ file = "_input_data_stream.dat";
+ mutex = "_input_data_mutex.dat";
+ log = "_in.log";
+ rate = "100";
+ signals = "temp,list";
+ exe = "perl -- uart.pl";
+ }
+ }
+ }
+ MODULE UART_daughter
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT dataavailable
+ {
+ type = "dataavailable";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readyfordata
+ {
+ type = "readyfordata";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "1cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "1";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x070011a0";
+ }
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "5";
+ }
+ Base_Address = "0x070011a0";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT txd
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT rxd
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT rxused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT txused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT transmitting
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT cts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT rts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT irqexport
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ }
+ class = "fifoed_avalon_uart";
+ class_version = "7.1";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ use_tx_fifo = "1";
+ use_rx_fifo = "1";
+ baud = "115200";
+ data_bits = "8";
+ fixed_baud = "0";
+ parity = "N";
+ stop_bits = "1";
+ use_cts_rts = "0";
+ use_eop_register = "0";
+ sim_true_baud = "0";
+ sim_char_stream = "";
+ use_fifo = "0";
+ fifo_size = "16";
+ fifo_export_used = "0";
+ export_irq = "0";
+ hw_cts = "0";
+ trans_pin = "0";
+ fifo_size_tx = "8";
+ fifo_size_rx = "8";
+ tx_fifo_LE = "0";
+ rx_fifo_LE = "0";
+ combine_fifo = "0";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ Settings_Summary = "8-bit UART with 115200 baud, <br>
+ 1 stop bits and N parity";
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = " Bus Interface";
+ format = "Divider";
+ }
+ SIGNAL b
+ {
+ name = "chipselect";
+ }
+ SIGNAL c
+ {
+ name = "address";
+ radix = "hexadecimal";
+ }
+ SIGNAL d
+ {
+ name = "writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = " Internals";
+ format = "Divider";
+ }
+ SIGNAL g
+ {
+ name = "tx_ready";
+ }
+ SIGNAL h
+ {
+ name = "tx_data";
+ radix = "ascii";
+ }
+ SIGNAL i
+ {
+ name = "rx_char_ready";
+ }
+ SIGNAL j
+ {
+ name = "rx_data";
+ radix = "ascii";
+ }
+ }
+ INTERACTIVE_OUT log
+ {
+ enable = "0";
+ file = "_log_module.txt";
+ # suffix to $module_name in em_uart.pl
+ radix = "ascii";
+ signals = "temp,list";
+ exe = "perl -- tail-f.pl";
+ }
+ INTERACTIVE_IN drive
+ {
+ enable = "0";
+ # file descriptors are really just suffixes used by perl...
+ file = "_input_data_stream.dat";
+ mutex = "_input_data_mutex.dat";
+ log = "_in.log";
+ rate = "100";
+ signals = "temp,list";
+ exe = "perl -- uart.pl";
+ }
+ }
+ }
+ MODULE axonbus
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT dataavailable
+ {
+ type = "dataavailable";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readyfordata
+ {
+ type = "readyfordata";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "1cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "1";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07001140";
+ }
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "7";
+ }
+ Base_Address = "0x07001140";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT txd
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT rxd
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT transmitting
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT rxused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT txused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT cts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT rts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT irqexport
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ }
+ class = "fifoed_avalon_uart";
+ class_version = "7.1";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ use_tx_fifo = "1";
+ use_rx_fifo = "1";
+ baud = "115200";
+ data_bits = "9";
+ fixed_baud = "1";
+ parity = "N";
+ stop_bits = "1";
+ use_cts_rts = "0";
+ use_eop_register = "0";
+ sim_true_baud = "0";
+ sim_char_stream = "";
+ use_fifo = "0";
+ fifo_size = "16";
+ fifo_export_used = "0";
+ export_irq = "0";
+ hw_cts = "0";
+ trans_pin = "1";
+ fifo_size_tx = "32";
+ fifo_size_rx = "32";
+ tx_fifo_LE = "0";
+ rx_fifo_LE = "0";
+ combine_fifo = "0";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ Settings_Summary = "9-bit UART with 115200 baud, <br>
+ 1 stop bits and N parity";
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = " Bus Interface";
+ format = "Divider";
+ }
+ SIGNAL b
+ {
+ name = "chipselect";
+ }
+ SIGNAL c
+ {
+ name = "address";
+ radix = "hexadecimal";
+ }
+ SIGNAL d
+ {
+ name = "writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = " Internals";
+ format = "Divider";
+ }
+ SIGNAL g
+ {
+ name = "tx_ready";
+ }
+ SIGNAL h
+ {
+ name = "tx_data";
+ radix = "ascii";
+ }
+ SIGNAL i
+ {
+ name = "rx_char_ready";
+ }
+ SIGNAL j
+ {
+ name = "rx_data";
+ radix = "ascii";
+ }
+ }
+ INTERACTIVE_OUT log
+ {
+ enable = "0";
+ file = "_log_module.txt";
+ # suffix to $module_name in em_uart.pl
+ radix = "ascii";
+ signals = "temp,list";
+ exe = "perl -- tail-f.pl";
+ }
+ INTERACTIVE_IN drive
+ {
+ enable = "0";
+ # file descriptors are really just suffixes used by perl...
+ file = "_input_data_stream.dat";
+ mutex = "_input_data_mutex.dat";
+ log = "_in.log";
+ rate = "100";
+ signals = "temp,list";
+ exe = "perl -- uart.pl";
+ }
+ }
+ }
+ MODULE I2C_local
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_waitrequest_n
+ {
+ type = "waitrequest_n";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07001100";
+ }
+ IRQ_MASTER cpu/data_master
+ {
+ IRQ_Number = "1";
+ }
+ Base_Address = "0x07001100";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,/home/walter/VHDL/SYGEG1-080630/VHDL/Quartus_Altera/Prj/I2C_local.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE NIOS_clock_0
+ {
+ class = "altera_avalon_clock_adapter";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Adapter = "1";
+ Rank_Order = "50";
+ Has_Clock = "0";
+ Is_Enabled = "1";
+ Instantiate_In_System_Module = "1";
+ Maximum_Pending_Read_Transactions_Multiplicand = "0";
+ View
+ {
+ Settings_Summary = "<i>altera_avalon_clock_adapter</i> is crossing 66.66MHz to 33.33MHz.";
+ MESSAGES
+ {
+ }
+ }
+ Clock_Source = "clk_half";
+ }
+ SLAVE in
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Clock_Source = "clk";
+ Has_IRQ = "0";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ MASTERED_BY cpu/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x07010000";
+ }
+ Address_Alignment = "native";
+ Base_Address = "0x07010000";
+ Maximum_Pending_Read_Transactions = "0";
+ Address_Width = "8";
+ Data_Width = "32";
+ Maximum_Burst_Size = "1";
+ }
+ }
+ MASTER out
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Clock_Source = "clk_half";
+ Address_Width = "8";
+ Data_Width = "32";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Is_Readable = "1";
+ Maximum_Burst_Size = "1";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ asp_debug = "0";
+ }
+ }
+}
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] uclibc-initial-nios2-0.9.29: For nios2, go to 0.9.29.
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28.bb: Missed the .bb file earlier Leon Woestenberg
2009-12-07 10:43 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Koen Kooi
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/machine/include/nios2.inc | 2 +-
recipes/uclibc/uclibc-initial_nios2-0.9.27.bb | 32 ----
recipes/uclibc/uclibc-initial_nios2-0.9.29.bb | 32 ++++
.../uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config | 186 --------------------
4 files changed, 33 insertions(+), 219 deletions(-)
delete mode 100644 recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
create mode 100644 recipes/uclibc/uclibc-initial_nios2-0.9.29.bb
delete mode 100644 recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
diff --git a/conf/machine/include/nios2.inc b/conf/machine/include/nios2.inc
index f5263a6..e23c72d 100644
--- a/conf/machine/include/nios2.inc
+++ b/conf/machine/include/nios2.inc
@@ -21,7 +21,7 @@ PREFERRED_VERSION_gcc-cross = "nios2-3.4.6"
PREFERRED_VERSION_gcc-cross-initial = "nios2-3.4.6"
PREFERRED_VERSION_gcc-cross-intermediate = "nios2-3.4.6"
PREFERRED_VERSION_uclibc = "nios2-0.9.29"
-PREFERRED_VERSION_uclibc-initial = "nios2-0.9.27"
+PREFERRED_VERSION_uclibc-initial = "nios2-0.9.29"
# Set default for 16MB machines - can be overridden for more or less flash.
ROOT_FLASH_SIZE ?= "12"
diff --git a/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb b/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
deleted file mode 100644
index 83c69a8..0000000
--- a/recipes/uclibc/uclibc-initial_nios2-0.9.27.bb
+++ /dev/null
@@ -1,32 +0,0 @@
-SECTION = "base"
-require uclibc_${PV}.bb
-
-FILESPATH = "${@base_set_filespath([ '${FILE_DIRNAME}/uclibc-${PV}', '${FILE_DIRNAME}/uclibc', '${FILE_DIRNAME}/files', '${FILE_DIRNAME}' ], d)}"
-
-DEPENDS = "linux-libc-headers ncurses-native virtual/${TARGET_PREFIX}gcc-initial"
-PROVIDES = "virtual/${TARGET_PREFIX}libc-initial"
-PACKAGES = ""
-
-do_install() {
- # Install initial headers into the cross dir
- make V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
- install_headers #pregen install_dev
- #ln -sf include ${CROSS_DIR}/${TARGET_SYS}/sys-include
-
- # This conflicts with the c++ version of this header
- rm -f ${D}${includedir}/bits/atomicity.h
- install -d ${D}${libdir}/
- install -m 644 lib/crt[1in].o ${D}${libdir}/
- install -d ${D}${libdir}/
- install -m 644 lib/libc.so ${D}${libdir}/
-}
-
-do_compile () {
- make -j1 V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
- lib/crt1.o lib/crti.o lib/crtn.o
-# libc/sysdeps/linux/${TARGET_ARCH}/crt1.o \
-# libc/sysdeps/linux/${TARGET_ARCH}/crti.o \
-# libc/sysdeps/linux/${TARGET_ARCH}/crtn.o
- ${CC} -nostdlib -nostartfiles -shared -x c /dev/null \
- -o lib/libc.so
-}
diff --git a/recipes/uclibc/uclibc-initial_nios2-0.9.29.bb b/recipes/uclibc/uclibc-initial_nios2-0.9.29.bb
new file mode 100644
index 0000000..83c69a8
--- /dev/null
+++ b/recipes/uclibc/uclibc-initial_nios2-0.9.29.bb
@@ -0,0 +1,32 @@
+SECTION = "base"
+require uclibc_${PV}.bb
+
+FILESPATH = "${@base_set_filespath([ '${FILE_DIRNAME}/uclibc-${PV}', '${FILE_DIRNAME}/uclibc', '${FILE_DIRNAME}/files', '${FILE_DIRNAME}' ], d)}"
+
+DEPENDS = "linux-libc-headers ncurses-native virtual/${TARGET_PREFIX}gcc-initial"
+PROVIDES = "virtual/${TARGET_PREFIX}libc-initial"
+PACKAGES = ""
+
+do_install() {
+ # Install initial headers into the cross dir
+ make V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
+ install_headers #pregen install_dev
+ #ln -sf include ${CROSS_DIR}/${TARGET_SYS}/sys-include
+
+ # This conflicts with the c++ version of this header
+ rm -f ${D}${includedir}/bits/atomicity.h
+ install -d ${D}${libdir}/
+ install -m 644 lib/crt[1in].o ${D}${libdir}/
+ install -d ${D}${libdir}/
+ install -m 644 lib/libc.so ${D}${libdir}/
+}
+
+do_compile () {
+ make -j1 V=1 CC="${CC}" PREFIX=${D} DEVEL_PREFIX=${prefix}/ RUNTIME_PREFIX=/ \
+ lib/crt1.o lib/crti.o lib/crtn.o
+# libc/sysdeps/linux/${TARGET_ARCH}/crt1.o \
+# libc/sysdeps/linux/${TARGET_ARCH}/crti.o \
+# libc/sysdeps/linux/${TARGET_ARCH}/crtn.o
+ ${CC} -nostdlib -nostartfiles -shared -x c /dev/null \
+ -o lib/libc.so
+}
diff --git a/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config b/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
deleted file mode 100644
index d180532..0000000
--- a/recipes/uclibc/uclibc-nios2-0.9.27/nios2/uClibc.config
+++ /dev/null
@@ -1,186 +0,0 @@
-#
-# Automatically generated make config: don't edit
-# Wed Feb 4 08:55:49 2009
-#
-# TARGET_alpha is not set
-# TARGET_arm is not set
-# TARGET_bfin is not set
-# TARGET_cris is not set
-# TARGET_e1 is not set
-# TARGET_frv is not set
-# TARGET_h8300 is not set
-# TARGET_hppa is not set
-# TARGET_i386 is not set
-# TARGET_i960 is not set
-# TARGET_ia64 is not set
-# TARGET_m68k is not set
-# TARGET_microblaze is not set
-# TARGET_mips is not set
-# TARGET_nios is not set
-TARGET_nios2=y
-# TARGET_powerpc is not set
-# TARGET_sh is not set
-# TARGET_sh64 is not set
-# TARGET_sparc is not set
-# TARGET_v850 is not set
-# TARGET_vax is not set
-# TARGET_x86_64 is not set
-
-#
-# Target Architecture Features and Options
-#
-TARGET_ARCH="nios2"
-FORCE_OPTIONS_FOR_ARCH=y
-TARGET_SUBARCH=""
-# UCLIBC_FORMAT_ELF is not set
-# UCLIBC_FORMAT_FDPIC_ELF is not set
-UCLIBC_FORMAT_FLAT=y
-# UCLIBC_FORMAT_FLAT_SEP_DATA is not set
-# UCLIBC_FORMAT_SHARED_FLAT is not set
-ARCH_LITTLE_ENDIAN=y
-
-#
-# Using Little Endian
-#
-ARCH_HAS_NO_MMU=y
-
-#
-# Target CPU lacks a memory management unit (MMU)
-#
-UCLIBC_HAS_FLOATS=y
-# UCLIBC_HAS_FPU is not set
-UCLIBC_HAS_SOFT_FLOAT=y
-DO_C99_MATH=y
-KERNEL_HEADERS=""
-UCLIBC_UCLINUX_BROKEN_MUNMAP=y
-EXCLUDE_BRK=y
-HAVE_DOT_CONFIG=y
-
-#
-# General Library Settings
-#
-HAVE_NO_PIC=y
-HAVE_NO_SHARED=y
-ARCH_HAS_NO_LDSO=y
-UCLIBC_CTOR_DTOR=y
-# HAS_NO_THREADS is not set
-UCLIBC_HAS_THREADS=y
-# PTHREADS_DEBUG_SUPPORT is not set
-LINUXTHREADS_OLD=y
-UCLIBC_HAS_LFS=y
-MALLOC=y
-# MALLOC_SIMPLE is not set
-# MALLOC_STANDARD is not set
-MALLOC_GLIBC_COMPAT=y
-UCLIBC_DYNAMIC_ATEXIT=y
-# COMPAT_ATEXIT is not set
-# UCLIBC_SUSV3_LEGACY is not set
-# UCLIBC_SUSV3_LEGACY_MACROS is not set
-UCLIBC_HAS_SHADOW=y
-# UCLIBC_HAS_PROGRAM_INVOCATION_NAME is not set
-UCLIBC_HAS___PROGNAME=y
-# UNIX98PTY_ONLY is not set
-ASSUME_DEVPTS=y
-UCLIBC_HAS_TM_EXTENSIONS=y
-UCLIBC_HAS_TZ_CACHING=y
-UCLIBC_HAS_TZ_FILE=y
-UCLIBC_HAS_TZ_FILE_READ_MANY=y
-UCLIBC_TZ_FILE_PATH="/etc/TZ"
-
-#
-# Advanced Library Settings
-#
-UCLIBC_PWD_BUFFER_SIZE=256
-UCLIBC_GRP_BUFFER_SIZE=256
-
-#
-# Networking Support
-#
-# UCLIBC_HAS_IPV6 is not set
-UCLIBC_HAS_RPC=y
-UCLIBC_HAS_FULL_RPC=y
-UCLIBC_HAS_REENTRANT_RPC=y
-# UCLIBC_USE_NETLINK is not set
-# UCLIBC_HAS_BSD_RES_CLOSE is not set
-
-#
-# String and Stdio Support
-#
-UCLIBC_HAS_STRING_GENERIC_OPT=y
-UCLIBC_HAS_STRING_ARCH_OPT=y
-UCLIBC_HAS_CTYPE_TABLES=y
-UCLIBC_HAS_CTYPE_SIGNED=y
-# UCLIBC_HAS_CTYPE_UNSAFE is not set
-UCLIBC_HAS_CTYPE_CHECKED=y
-# UCLIBC_HAS_CTYPE_ENFORCED is not set
-UCLIBC_HAS_WCHAR=y
-# UCLIBC_HAS_LOCALE is not set
-UCLIBC_HAS_HEXADECIMAL_FLOATS=y
-UCLIBC_HAS_GLIBC_CUSTOM_PRINTF=y
-UCLIBC_PRINTF_SCANF_POSITIONAL_ARGS=9
-UCLIBC_HAS_SCANF_GLIBC_A_FLAG=y
-# UCLIBC_HAS_STDIO_BUFSIZ_NONE is not set
-# UCLIBC_HAS_STDIO_BUFSIZ_256 is not set
-# UCLIBC_HAS_STDIO_BUFSIZ_512 is not set
-# UCLIBC_HAS_STDIO_BUFSIZ_1024 is not set
-# UCLIBC_HAS_STDIO_BUFSIZ_2048 is not set
-UCLIBC_HAS_STDIO_BUFSIZ_4096=y
-# UCLIBC_HAS_STDIO_BUFSIZ_8192 is not set
-UCLIBC_HAS_STDIO_BUILTIN_BUFFER_NONE=y
-# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_4 is not set
-# UCLIBC_HAS_STDIO_BUILTIN_BUFFER_8 is not set
-# UCLIBC_HAS_STDIO_SHUTDOWN_ON_ABORT is not set
-UCLIBC_HAS_STDIO_GETC_MACRO=y
-UCLIBC_HAS_STDIO_PUTC_MACRO=y
-UCLIBC_HAS_STDIO_AUTO_RW_TRANSITION=y
-# UCLIBC_HAS_FOPEN_LARGEFILE_MODE is not set
-UCLIBC_HAS_FOPEN_EXCLUSIVE_MODE=y
-UCLIBC_HAS_GLIBC_CUSTOM_STREAMS=y
-UCLIBC_HAS_PRINTF_M_SPEC=y
-UCLIBC_HAS_ERRNO_MESSAGES=y
-# UCLIBC_HAS_SYS_ERRLIST is not set
-UCLIBC_HAS_SIGNUM_MESSAGES=y
-# UCLIBC_HAS_SYS_SIGLIST is not set
-UCLIBC_HAS_GNU_GETOPT=y
-UCLIBC_HAS_GNU_GETSUBOPT=y
-
-#
-# Big and Tall
-#
-UCLIBC_HAS_REGEX=y
-UCLIBC_HAS_REGEX_OLD=y
-UCLIBC_HAS_FNMATCH=y
-UCLIBC_HAS_FNMATCH_OLD=y
-# UCLIBC_HAS_WORDEXP is not set
-UCLIBC_HAS_FTW=y
-UCLIBC_HAS_GLOB=y
-UCLIBC_HAS_GNU_GLOB=y
-
-#
-# Library Installation Options
-#
-RUNTIME_PREFIX="/"
-DEVEL_PREFIX="/usr/"
-
-#
-# Security options
-#
-# UCLIBC_HAS_ARC4RANDOM is not set
-# HAVE_NO_SSP is not set
-# UCLIBC_HAS_SSP is not set
-# UCLIBC_BUILD_NOEXECSTACK is not set
-
-#
-# uClibc development/debugging options
-#
-CROSS_COMPILER_PREFIX=""
-UCLIBC_EXTRA_CFLAGS=""
-# DODEBUG is not set
-# DODEBUG_PT is not set
-DOSTRIP=y
-# DOASSERTS is not set
-# UCLIBC_MALLOC_DEBUGGING is not set
-WARNINGS="-Wall"
-# EXTRA_WARNINGS is not set
-# DOMULTI is not set
-# UCLIBC_MJN3_ONLY is not set
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] linux-libc-headers_nios2-2.6.28.bb: Missed the .bb file earlier.
2009-12-06 22:44 ` [PATCH] uclibc-initial-nios2-0.9.29: For nios2, go to 0.9.29 Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Leon Woestenberg
0 siblings, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
| 83 ++++++++++++++++++++
1 files changed, 83 insertions(+), 0 deletions(-)
create mode 100644 recipes/linux-libc-headers/linux-libc-headers_nios2-2.6.28.bb
--git a/recipes/linux-libc-headers/linux-libc-headers_nios2-2.6.28.bb b/recipes/linux-libc-headers/linux-libc-headers_nios2-2.6.28.bb
new file mode 100644
index 0000000..0cefc2c
--- /dev/null
+++ b/recipes/linux-libc-headers/linux-libc-headers_nios2-2.6.28.bb
@@ -0,0 +1,83 @@
+require linux-libc-headers.inc
+
+INHIBIT_DEFAULT_DEPS = "1"
+DEPENDS += "unifdef-native"
+PR = "r3"
+
+#SRCREV = "3146b39c185f8a436d430132457e84fa1d8f8208"
+SRCREV = "d01303a1035a39e445007c7522d89ad985c4153c"
+
+SRC_URI = "git://sopc.et.ntust.edu.tw/git/linux-2.6.git;branch=test-nios2;protocol=http \
+ file://procinfo.h \
+ file://system.ptf \
+ file://headless_hwselect.patch;patch=1;pnum=2 \
+ "
+
+# file://hardware.mk \
+# file://defconfig \
+
+S = "${WORKDIR}/git"
+
+#SRC_URI = "http://127.0.0.1/linux-nios2-2.6.28-git.tbz \
+# file://procinfo.h \
+# file://system.ptf"
+#S = "${WORKDIR}/linux-2.6"
+
+set_arch() {
+ case ${TARGET_ARCH} in
+ alpha*) ARCH=alpha ;;
+ arm*) ARCH=arm ;;
+ cris*) ARCH=cris ;;
+ hppa*) ARCH=parisc ;;
+ i*86*) ARCH=i386 ;;
+ ia64*) ARCH=ia64 ;;
+ mips*) ARCH=mips ;;
+ m68k*) ARCH=m68k ;;
+ powerpc*) ARCH=powerpc ;;
+ s390*) ARCH=s390 ;;
+ sh*) ARCH=sh ;;
+ sparc64*) ARCH=sparc64 ;;
+ sparc*) ARCH=sparc ;;
+ x86_64*) ARCH=x86_64 ;;
+ avr32*) ARCH=avr32 ;;
+ bfin*) ARCH=blackfin ;;
+ nios2*) ARCH=nios2 ;;
+ esac
+}
+
+do_configure() {
+ set_arch
+# cp ../hardware.mk arch/nios2
+ oe_runmake hwselect SYSPTF=../system.ptf CPU_SELECTION=1 MEM_SELECTION=2 ARCH=$ARCH
+ oe_runmake allnoconfig ARCH=$ARCH
+}
+
+do_compile () {
+}
+
+do_install() {
+ set_arch
+ oe_runmake headers_install INSTALL_HDR_PATH=${D}${exec_prefix} ARCH=$ARCH
+}
+
+do_install_append_arm() {
+ cp ${WORKDIR}/procinfo.h ${D}${includedir}/asm/
+}
+
+STAGE_TEMP="${WORKDIR}/temp-staging"
+
+do_stage () {
+ set_arch
+ echo $ARCH
+ rm -rf ${STAGE_TEMP}
+ mkdir -p ${STAGE_TEMP}
+ oe_runmake headers_install INSTALL_HDR_PATH=${STAGE_TEMP}${exec_prefix} ARCH=$ARCH
+ if [ "$ARCH" = "arm" ]; then
+ cp ${WORKDIR}/procinfo.h ${STAGE_TEMP}${includedir}/asm/
+ fi
+ install -d ${STAGING_INCDIR}
+ rm -rf ${STAGING_INCDIR}/linux ${STAGING_INCDIR}/asm ${STAGING_INCDIR}/asm-generic
+ cp -pfLR ${STAGE_TEMP}${includedir}/linux ${STAGING_INCDIR}/
+ cp -pfLR ${STAGE_TEMP}${includedir}/asm ${STAGING_INCDIR}/
+ cp -pfLR ${STAGE_TEMP}${includedir}/asm-generic ${STAGING_INCDIR}/
+}
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines.
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28.bb: Missed the .bb file earlier Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gnu-config-20050701: Add nios2 system support Leon Woestenberg
2009-12-07 8:26 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Marcin Juszkiewicz
0 siblings, 2 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/linux/linux-nios2/2.6.28+nios2/defconfig | 554 +++
recipes/linux/linux-nios2/2.6.28+nios2/procinfo.h | 24 +
recipes/linux/linux-nios2/2.6.28+nios2/system.ptf | 4416 +++++++++++++++++++++
recipes/linux/linux-nios2_2.6.28.bb | 36 +
4 files changed, 5030 insertions(+), 0 deletions(-)
create mode 100644 recipes/linux/linux-nios2/2.6.28+nios2/defconfig
create mode 100644 recipes/linux/linux-nios2/2.6.28+nios2/procinfo.h
create mode 100644 recipes/linux/linux-nios2/2.6.28+nios2/system.ptf
create mode 100644 recipes/linux/linux-nios2_2.6.28.bb
diff --git a/recipes/linux/linux-nios2/2.6.28+nios2/defconfig b/recipes/linux/linux-nios2/2.6.28+nios2/defconfig
new file mode 100644
index 0000000..d8bfbf8
--- /dev/null
+++ b/recipes/linux/linux-nios2/2.6.28+nios2/defconfig
@@ -0,0 +1,554 @@
+#
+# Automatically generated make config: don't edit
+# Linux kernel version: 2.6.28
+# Tue Nov 3 10:21:38 2009
+#
+# CONFIG_FPU is not set
+CONFIG_ZONE_DMA=y
+CONFIG_GENERIC_HARDIRQS=y
+CONFIG_GENERIC_IRQ_PROBE=y
+CONFIG_UID16=y
+CONFIG_RWSEM_GENERIC_SPINLOCK=y
+# CONFIG_RWSEM_XCHGADD_ALGORITHM is not set
+CONFIG_GENERIC_FIND_NEXT_BIT=y
+CONFIG_GENERIC_HWEIGHT=y
+CONFIG_GENERIC_CALIBRATE_DELAY=y
+CONFIG_GENERIC_TIME=y
+CONFIG_NO_IOPORT=y
+# CONFIG_HOTPLUG_CPU is not set
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+
+#
+# General setup
+#
+CONFIG_EXPERIMENTAL=y
+CONFIG_BROKEN_ON_SMP=y
+CONFIG_LOCK_KERNEL=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_LOCALVERSION=""
+# CONFIG_LOCALVERSION_AUTO is not set
+# CONFIG_SYSVIPC is not set
+# CONFIG_BSD_PROCESS_ACCT is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=14
+# CONFIG_CGROUPS is not set
+CONFIG_GROUP_SCHED=y
+CONFIG_FAIR_GROUP_SCHED=y
+# CONFIG_RT_GROUP_SCHED is not set
+CONFIG_USER_SCHED=y
+# CONFIG_CGROUP_SCHED is not set
+CONFIG_SYSFS_DEPRECATED=y
+CONFIG_SYSFS_DEPRECATED_V2=y
+# CONFIG_RELAY is not set
+# CONFIG_NAMESPACES is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE="/home/walter/sandbox/SYGEG1/angstrom-dev//deploy/uclibc/images/sygeg1/initramfs_root.cpio"
+CONFIG_INITRAMFS_ROOT_UID=500
+CONFIG_INITRAMFS_ROOT_GID=500
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_EMBEDDED=y
+# CONFIG_SYSCTL_SYSCALL is not set
+# CONFIG_KALLSYMS is not set
+# CONFIG_HOTPLUG is not set
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+# CONFIG_ELF_CORE is not set
+CONFIG_COMPAT_BRK=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_ANON_INODES=y
+# CONFIG_EPOLL is not set
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+# CONFIG_AIO is not set
+# CONFIG_VM_EVENT_COUNTERS is not set
+CONFIG_SLAB=y
+# CONFIG_SLUB is not set
+# CONFIG_SLOB is not set
+# CONFIG_PROFILING is not set
+# CONFIG_MARKERS is not set
+# CONFIG_HAVE_GENERIC_DMA_COHERENT is not set
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_TINY_SHMEM=y
+CONFIG_BASE_SMALL=0
+# CONFIG_MODULES is not set
+# CONFIG_BLOCK is not set
+CONFIG_CLASSIC_RCU=y
+# CONFIG_FREEZER is not set
+
+#
+# Processor type and features
+#
+
+#
+# Platform dependant setup
+#
+CONFIG_NIOS2=y
+# CONFIG_MMU is not set
+CONFIG_AXON_CARD=y
+# CONFIG_MICROTRONIX_UKIT is not set
+# CONFIG_MICROTRONIX_STRATIX is not set
+# CONFIG_MICROTRONIX_CYCLONE is not set
+# CONFIG_MICROTRONIX_PSK is not set
+# CONFIG_ALTERA_STRATIX is not set
+# CONFIG_ALTERA_STRATIX_PRO is not set
+# CONFIG_ALTERA_STRATIX_II is not set
+# CONFIG_ALTERA_CYCLONE is not set
+# CONFIG_ALTERA_CYCLONE_II is not set
+# CONFIG_ALTERA_CYCLONE_1C12_EVAL is not set
+# CONFIG_ALTERA_DE2 is not set
+# CONFIG_ALTERA_NEEK_C3 is not set
+CONFIG_AXON_SYGEG1=y
+# CONFIG_NIOS2_HW_MUL_OFF is not set
+CONFIG_NIOS2_HW_MUL=y
+# CONFIG_NIOS2_HW_MULX is not set
+
+#
+# Platform drivers Options
+#
+# CONFIG_AVALON_DMA is not set
+# CONFIG_PCI_ALTPCI is not set
+# CONFIG_I2C_NIOS2_GPIO is not set
+CONFIG_ALTERA_REMOTE_UPDATE=y
+
+#
+# Miscellaneous Options
+#
+CONFIG_EXCALIBUR=y
+# CONFIG_BREAK_ON_START is not set
+CONFIG_FORCE_MAX_ZONEORDER=14
+CONFIG_RAMKERNEL=y
+# CONFIG_PREEMPT_NONE is not set
+# CONFIG_PREEMPT_VOLUNTARY is not set
+CONFIG_PREEMPT=y
+# CONFIG_PREEMPT_RCU is not set
+CONFIG_HZ_100=y
+# CONFIG_HZ_250 is not set
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=100
+# CONFIG_SCHED_HRTICK is not set
+CONFIG_CMDLINE=""
+# CONFIG_PASS_CMDLINE is not set
+CONFIG_SELECT_MEMORY_MODEL=y
+CONFIG_FLATMEM_MANUAL=y
+# CONFIG_DISCONTIGMEM_MANUAL is not set
+# CONFIG_SPARSEMEM_MANUAL is not set
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_PAGEFLAGS_EXTENDED=y
+CONFIG_SPLIT_PTLOCK_CPUS=4
+# CONFIG_RESOURCES_64BIT is not set
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=1
+CONFIG_VIRT_TO_BUS=y
+CONFIG_BOOT_LINK_OFFSET=0x00500000
+
+#
+# Bus options (PCI, PCMCIA, EISA, MCA, ISA)
+#
+# CONFIG_PCI is not set
+# CONFIG_ARCH_SUPPORTS_MSI is not set
+
+#
+# Executable file formats
+#
+CONFIG_BINFMT_FLAT=y
+CONFIG_BINFMT_ZFLAT=y
+# CONFIG_BINFMT_SHARED_FLAT is not set
+# CONFIG_HAVE_AOUT is not set
+# CONFIG_BINFMT_MISC is not set
+
+#
+# Power management options
+#
+# CONFIG_PM is not set
+# CONFIG_NET is not set
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_STANDALONE=y
+CONFIG_PREVENT_FIRMWARE_BUILD=y
+# CONFIG_DEBUG_DRIVER is not set
+# CONFIG_DEBUG_DEVRES is not set
+# CONFIG_SYS_HYPERVISOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_DEBUG is not set
+# CONFIG_MTD_CONCAT is not set
+CONFIG_MTD_PARTITIONS=y
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_CMDLINE_PARTS is not set
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_CHAR=y
+# CONFIG_MTD_OOPS is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+CONFIG_MTD_CFI=y
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_GEN_PROBE=y
+# CONFIG_MTD_CFI_ADV_OPTIONS is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+CONFIG_MTD_CFI_INTELEXT=y
+CONFIG_MTD_CFI_AMDSTD=y
+# CONFIG_MTD_CFI_STAA is not set
+CONFIG_MTD_CFI_UTIL=y
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_START=0x8000000
+CONFIG_MTD_PHYSMAP_LEN=0
+CONFIG_MTD_PHYSMAP_BANKWIDTH=2
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOC2000 is not set
+# CONFIG_MTD_DOC2001 is not set
+# CONFIG_MTD_DOC2001PLUS is not set
+# CONFIG_MTD_NAND is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# UBI - Unsorted block images
+#
+# CONFIG_MTD_UBI is not set
+# CONFIG_PARPORT is not set
+CONFIG_MISC_DEVICES=y
+# CONFIG_AXON_AXONBUS is not set
+CONFIG_AXON_AXONBUS_HWA=y
+# CONFIG_EEPROM_93CX6 is not set
+# CONFIG_ICS932S401 is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_C2PORT is not set
+
+#
+# SCSI device support
+#
+# CONFIG_SCSI_DMA is not set
+# CONFIG_SCSI_NETLINK is not set
+# CONFIG_PHONE is not set
+
+#
+# Input device support
+#
+# CONFIG_INPUT is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+# CONFIG_VT is not set
+# CONFIG_DEVKMEM is not set
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_NIOS_LCD_16207 is not set
+# CONFIG_NIOS_BUTTON is not set
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+CONFIG_SERIAL_ALTERA_UART=y
+CONFIG_SERIAL_ALTERA_UART_MAXPORTS=1
+CONFIG_SERIAL_ALTERA_UART_BAUDRATE=115200
+CONFIG_SERIAL_ALTERA_UART_CONSOLE=y
+# CONFIG_UNIX98_PTYS is not set
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=10
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_RTC is not set
+# CONFIG_GEN_RTC is not set
+# CONFIG_R3964 is not set
+# CONFIG_TCG_TPM is not set
+CONFIG_I2C=y
+CONFIG_I2C_BOARDINFO=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_HELPER_AUTO=y
+
+#
+# I2C Hardware Bus support
+#
+
+#
+# I2C system bus drivers (mostly embedded / system-on-chip)
+#
+CONFIG_I2C_OCORES=y
+# CONFIG_I2C_SIMTEC is not set
+
+#
+# External I2C/SMBus adapter drivers
+#
+# CONFIG_I2C_PARPORT_LIGHT is not set
+# CONFIG_I2C_TAOS_EVM is not set
+
+#
+# Other I2C/SMBus bus drivers
+#
+# CONFIG_I2C_PCA_PLATFORM is not set
+
+#
+# Miscellaneous I2C Chip support
+#
+# CONFIG_DS1682 is not set
+CONFIG_AT24=y
+# CONFIG_SENSORS_EEPROM is not set
+# CONFIG_SENSORS_PCF8574 is not set
+# CONFIG_PCF8575 is not set
+# CONFIG_SENSORS_PCA9539 is not set
+# CONFIG_SENSORS_PCF8591 is not set
+# CONFIG_SENSORS_MAX6875 is not set
+# CONFIG_SENSORS_TSL2550 is not set
+CONFIG_SENSORS_MAX7311=y
+CONFIG_SENSORS_MAX7311_NUMCLIENTS=1
+CONFIG_SENSORS_MAX7311_ADDRESSES="0x24"
+# CONFIG_SENSORS_LMH1982 is not set
+# CONFIG_SENSORS_ADM1178 is not set
+# CONFIG_I2C_DEBUG_CORE is not set
+# CONFIG_I2C_DEBUG_ALGO is not set
+# CONFIG_I2C_DEBUG_BUS is not set
+# CONFIG_I2C_DEBUG_CHIP is not set
+# CONFIG_SPI is not set
+CONFIG_W1=y
+
+#
+# 1-wire Bus Masters
+#
+CONFIG_W1_MASTER_DS2482=y
+
+#
+# 1-wire Slaves
+#
+# CONFIG_W1_SLAVE_THERM is not set
+CONFIG_W1_SLAVE_SMEM=y
+# CONFIG_W1_SLAVE_DS2433 is not set
+# CONFIG_W1_SLAVE_DS2760 is not set
+# CONFIG_W1_SLAVE_BQ27000 is not set
+# CONFIG_POWER_SUPPLY is not set
+# CONFIG_HWMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_THERMAL_HWMON is not set
+CONFIG_WATCHDOG=y
+# CONFIG_WATCHDOG_NOWAYOUT is not set
+
+#
+# Watchdog Device Drivers
+#
+# CONFIG_SOFT_WATCHDOG is not set
+CONFIG_ALTERA_REMOTE_UPDATE_WATCHDOG=y
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_PMIC_DA903X is not set
+# CONFIG_MFD_WM8400 is not set
+# CONFIG_MFD_WM8350_I2C is not set
+# CONFIG_REGULATOR is not set
+
+#
+# Multimedia devices
+#
+
+#
+# Multimedia core support
+#
+# CONFIG_VIDEO_DEV is not set
+# CONFIG_VIDEO_MEDIA is not set
+
+#
+# Multimedia drivers
+#
+# CONFIG_DAB is not set
+
+#
+# Graphics support
+#
+# CONFIG_VGASTATE is not set
+# CONFIG_VIDEO_OUTPUT_CONTROL is not set
+# CONFIG_FB is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+
+#
+# Display device support
+#
+# CONFIG_DISPLAY_SUPPORT is not set
+# CONFIG_SOUND is not set
+# CONFIG_USB_SUPPORT is not set
+# CONFIG_MMC is not set
+# CONFIG_MEMSTICK is not set
+# CONFIG_NEW_LEDS is not set
+# CONFIG_ACCESSIBILITY is not set
+# CONFIG_RTC_CLASS is not set
+# CONFIG_DMADEVICES is not set
+# CONFIG_UIO is not set
+# CONFIG_STAGING is not set
+
+#
+# File systems
+#
+# CONFIG_DNOTIFY is not set
+# CONFIG_INOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_AUTOFS_FS is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+# CONFIG_PROC_SYSCTL is not set
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+# CONFIG_TMPFS_POSIX_ACL is not set
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+
+#
+# Miscellaneous filesystems
+#
+CONFIG_JFFS2_FS=y
+CONFIG_JFFS2_FS_DEBUG=0
+CONFIG_JFFS2_FS_WRITEBUFFER=y
+# CONFIG_JFFS2_FS_WBUF_VERIFY is not set
+# CONFIG_JFFS2_SUMMARY is not set
+# CONFIG_JFFS2_FS_XATTR is not set
+# CONFIG_JFFS2_COMPRESSION_OPTIONS is not set
+CONFIG_JFFS2_ZLIB=y
+# CONFIG_JFFS2_LZO is not set
+CONFIG_JFFS2_RTIME=y
+# CONFIG_JFFS2_RUBIN is not set
+# CONFIG_NLS is not set
+
+#
+# Kernel hacking
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_ENABLE_WARN_DEPRECATED=y
+# CONFIG_ENABLE_MUST_CHECK is not set
+CONFIG_FRAME_WARN=1024
+# CONFIG_MAGIC_SYSRQ is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+# CONFIG_DEBUG_FS is not set
+# CONFIG_HEADERS_CHECK is not set
+CONFIG_DEBUG_KERNEL=y
+# CONFIG_DEBUG_SHIRQ is not set
+CONFIG_DETECT_SOFTLOCKUP=y
+# CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0
+CONFIG_SCHED_DEBUG=y
+# CONFIG_SCHEDSTATS is not set
+# CONFIG_TIMER_STATS is not set
+# CONFIG_DEBUG_OBJECTS is not set
+# CONFIG_DEBUG_SLAB is not set
+# CONFIG_DEBUG_RT_MUTEXES is not set
+# CONFIG_RT_MUTEX_TESTER is not set
+# CONFIG_DEBUG_SPINLOCK is not set
+# CONFIG_DEBUG_MUTEXES is not set
+# CONFIG_DEBUG_SPINLOCK_SLEEP is not set
+# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
+# CONFIG_DEBUG_KOBJECT is not set
+CONFIG_DEBUG_INFO=y
+# CONFIG_DEBUG_VM is not set
+# CONFIG_DEBUG_WRITECOUNT is not set
+CONFIG_DEBUG_MEMORY_INIT=y
+# CONFIG_DEBUG_LIST is not set
+# CONFIG_DEBUG_SG is not set
+# CONFIG_BOOT_PRINTK_DELAY is not set
+# CONFIG_RCU_TORTURE_TEST is not set
+# CONFIG_RCU_CPU_STALL_DETECTOR is not set
+# CONFIG_BACKTRACE_SELF_TEST is not set
+# CONFIG_FAULT_INJECTION is not set
+
+#
+# Tracers
+#
+# CONFIG_PREEMPT_TRACER is not set
+# CONFIG_SCHED_TRACER is not set
+# CONFIG_CONTEXT_SWITCH_TRACER is not set
+# CONFIG_BOOT_TRACER is not set
+# CONFIG_DYNAMIC_PRINTK_DEBUG is not set
+# CONFIG_SAMPLES is not set
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+# CONFIG_SECURITY_FILE_CAPABILITIES is not set
+# CONFIG_CRYPTO is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+# CONFIG_CRC_CCITT is not set
+# CONFIG_CRC16 is not set
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_ZLIB_DEFLATE=y
+CONFIG_PLIST=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_DMA=y
diff --git a/recipes/linux/linux-nios2/2.6.28+nios2/procinfo.h b/recipes/linux/linux-nios2/2.6.28+nios2/procinfo.h
new file mode 100644
index 0000000..8cdf828
--- /dev/null
+++ b/recipes/linux/linux-nios2/2.6.28+nios2/procinfo.h
@@ -0,0 +1,24 @@
+/*
+ * linux/include/asm-arm/procinfo.h
+ *
+ * Copyright (C) 1996-1999 Russell King
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+#ifndef __ASM_PROCINFO_H
+#define __ASM_PROCINFO_H
+
+#define HWCAP_SWP 1
+#define HWCAP_HALF 2
+#define HWCAP_THUMB 4
+#define HWCAP_26BIT 8 /* Play it safe */
+#define HWCAP_FAST_MULT 16
+#define HWCAP_FPA 32
+#define HWCAP_VFP 64
+#define HWCAP_EDSP 128
+#define HWCAP_JAVA 256
+#define HWCAP_IWMMXT 512
+#define HWCAP_CRUNCH 1024
+#endif
diff --git a/recipes/linux/linux-nios2/2.6.28+nios2/system.ptf b/recipes/linux/linux-nios2/2.6.28+nios2/system.ptf
new file mode 100644
index 0000000..1a61984
--- /dev/null
+++ b/recipes/linux/linux-nios2/2.6.28+nios2/system.ptf
@@ -0,0 +1,4416 @@
+SYSTEM sys
+{
+ System_Wizard_Version = "9.00";
+ System_Wizard_Build = "132";
+ Builder_Application = "sopc_builder_ca";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ hdl_language = "verilog";
+ device_family = "CYCLONEIII";
+ device_family_id = "CYCLONEIII";
+ generate_sdk = "0";
+ do_build_sim = "0";
+ hardcopy_compatible = "0";
+ CLOCKS
+ {
+ CLOCK clk_66
+ {
+ frequency = "66667000";
+ source = "External";
+ Is_Clock_Source = "0";
+ display_name = "clk_66";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "clk_66.clk";
+ }
+ CLOCK altmemddr_0_phy_clk
+ {
+ frequency = "66665000";
+ source = "";
+ Is_Clock_Source = "1";
+ display_name = "phy_clk from altmemddr_0";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "altmemddr_0.sysclk";
+ }
+ CLOCK altmemddr_0_phy_clk_out
+ {
+ frequency = "66665000";
+ source = "altmemddr_0_phy_clk";
+ Is_Clock_Source = "0";
+ display_name = "altmemddr_0_phy_clk_out";
+ }
+ CLOCK altmemddr_0_aux_full_rate_clk
+ {
+ frequency = "133330000";
+ source = "";
+ Is_Clock_Source = "1";
+ display_name = "aux_full_rate_clk from altmemddr_0";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "altmemddr_0.auxfull";
+ }
+ CLOCK altmemddr_0_aux_full_rate_clk_out
+ {
+ frequency = "133330000";
+ source = "altmemddr_0_aux_full_rate_clk";
+ Is_Clock_Source = "0";
+ display_name = "altmemddr_0_aux_full_rate_clk_out";
+ }
+ CLOCK altmemddr_0_aux_half_rate_clk
+ {
+ frequency = "66665000";
+ source = "";
+ Is_Clock_Source = "1";
+ display_name = "aux_half_rate_clk from altmemddr_0";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "altmemddr_0.auxhalf";
+ }
+ CLOCK altmemddr_0_aux_half_rate_clk_out
+ {
+ frequency = "66665000";
+ source = "altmemddr_0_aux_half_rate_clk";
+ Is_Clock_Source = "0";
+ display_name = "altmemddr_0_aux_half_rate_clk_out";
+ }
+ CLOCK clk_33
+ {
+ frequency = "33330000";
+ source = "External";
+ Is_Clock_Source = "0";
+ display_name = "clk_33";
+ pipeline = "0";
+ clock_module_connection_point_for_c2h = "clk_33.clk";
+ }
+ }
+ clock_freq = "66667000";
+ clock_freq = "66667000";
+ board_class = "";
+ view_master_columns = "1";
+ view_master_priorities = "0";
+ generate_hdl = "";
+ bustype_column_width = "0";
+ clock_column_width = "80";
+ name_column_width = "75";
+ desc_column_width = "75";
+ base_column_width = "75";
+ end_column_width = "75";
+ BOARD_INFO
+ {
+ altera_avalon_cfi_flash
+ {
+ reference_designators = "";
+ }
+ }
+ do_log_history = "0";
+ }
+ MODULE cpu_0
+ {
+ MASTER instruction_master
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT i_address
+ {
+ type = "address";
+ width = "29";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT i_read
+ {
+ type = "read";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT i_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT i_readdatavalid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT i_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Max_Address_Width = "32";
+ Data_Width = "32";
+ Address_Width = "29";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "";
+ Linewrap_Bursts = "";
+ Burst_On_Burst_Boundaries_Only = "";
+ Always_Burst_Max_Burst = "";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Address_Group = "0";
+ Has_IRQ = "0";
+ Irq_Scheme = "individual_requests";
+ Interrupt_Range = "0-0";
+ }
+ MEMORY_MAP
+ {
+ Entry cpu_0/jtag_debug_module
+ {
+ address = "0x10001000";
+ span = "0x00000800";
+ is_bridge = "0";
+ }
+ Entry cfi_flash_0/s1
+ {
+ address = "0x00000000";
+ span = "0x04000000";
+ is_bridge = "0";
+ }
+ Entry altmemddr_0/s1
+ {
+ address = "0x08000000";
+ span = "0x08000000";
+ is_bridge = "0";
+ }
+ }
+ }
+ MASTER custom_instruction_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "nios_custom_instruction";
+ Data_Width = "32";
+ Address_Width = "8";
+ Is_Custom_Instruction = "1";
+ Is_Enabled = "0";
+ Max_Address_Width = "8";
+ Base_Address = "N/A";
+ Is_Visible = "0";
+ }
+ PORT_WIRING
+ {
+ PORT dataa
+ {
+ type = "dataa";
+ width = "32";
+ direction = "output";
+ }
+ PORT datab
+ {
+ type = "datab";
+ width = "32";
+ direction = "output";
+ }
+ PORT result
+ {
+ type = "result";
+ width = "32";
+ direction = "input";
+ }
+ PORT clk_en
+ {
+ type = "clk_en";
+ width = "1";
+ direction = "output";
+ }
+ PORT reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "output";
+ }
+ PORT start
+ {
+ type = "start";
+ width = "1";
+ direction = "output";
+ }
+ PORT done
+ {
+ type = "done";
+ width = "1";
+ direction = "input";
+ }
+ PORT n
+ {
+ type = "n";
+ width = "8";
+ direction = "output";
+ }
+ PORT a
+ {
+ type = "a";
+ width = "5";
+ direction = "output";
+ }
+ PORT b
+ {
+ type = "b";
+ width = "5";
+ direction = "output";
+ }
+ PORT c
+ {
+ type = "c";
+ width = "5";
+ direction = "output";
+ }
+ PORT readra
+ {
+ type = "readra";
+ width = "1";
+ direction = "output";
+ }
+ PORT readrb
+ {
+ type = "readrb";
+ width = "1";
+ direction = "output";
+ }
+ PORT writerc
+ {
+ type = "writerc";
+ width = "1";
+ direction = "output";
+ }
+ }
+ }
+ SLAVE jtag_debug_module
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "2048";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "9";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Accepts_External_Connections = "1";
+ Requires_Internal_Connections = "";
+ MASTERED_BY cpu_0/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "0x10001000";
+ }
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x10001000";
+ }
+ Base_Address = "0x10001000";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Uses_Tri_State_Data_Bus = "0";
+ Has_IRQ = "0";
+ JTAG_Hub_Base_Id = "1118278";
+ JTAG_Hub_Instance_Id = "0";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT jtag_debug_module_address
+ {
+ type = "address";
+ width = "9";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_byteenable
+ {
+ type = "byteenable";
+ width = "4";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_debugaccess
+ {
+ type = "debugaccess";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_resetrequest
+ {
+ type = "resetrequest";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_select
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_clk
+ {
+ Is_Enabled = "1";
+ direction = "input";
+ type = "clk";
+ width = "1";
+ }
+ PORT jtag_debug_module_reset
+ {
+ Is_Enabled = "1";
+ direction = "input";
+ type = "reset";
+ width = "1";
+ }
+ PORT reset_n
+ {
+ Is_Enabled = "1";
+ direction = "input";
+ type = "reset_n";
+ width = "1";
+ }
+ }
+ }
+ MASTER data_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Irq_Scheme = "individual_requests";
+ Bus_Type = "avalon";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Max_Address_Width = "32";
+ Data_Width = "32";
+ Address_Width = "29";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Is_Data_Master = "1";
+ Address_Group = "0";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Interrupt_Range = "0-31";
+ }
+ PORT_WIRING
+ {
+ PORT d_irq
+ {
+ type = "irq";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_address
+ {
+ type = "address";
+ width = "29";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_byteenable
+ {
+ type = "byteenable";
+ width = "4";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_read
+ {
+ type = "read";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_readdatavalid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT d_write
+ {
+ type = "write";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT d_writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT jtag_debug_module_debugaccess_to_roms
+ {
+ type = "debugaccess";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT clk
+ {
+ Is_Enabled = "1";
+ direction = "input";
+ type = "clk";
+ width = "1";
+ }
+ }
+ MEMORY_MAP
+ {
+ Entry cpu_0/jtag_debug_module
+ {
+ address = "0x10001000";
+ span = "0x00000800";
+ is_bridge = "0";
+ }
+ Entry cfi_flash_0/s1
+ {
+ address = "0x00000000";
+ span = "0x04000000";
+ is_bridge = "0";
+ }
+ Entry timer_0/s1
+ {
+ address = "0x10000080";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry uart_0/s1
+ {
+ address = "0x10000000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry altmemddr_0/s1
+ {
+ address = "0x08000000";
+ span = "0x08000000";
+ is_bridge = "0";
+ }
+ Entry opencores_i2c_master_0/s1
+ {
+ address = "0x1c100000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry opencores_i2c_master_1/s1
+ {
+ address = "0x1c200000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry opencores_i2c_master_2/s1
+ {
+ address = "0x1c300000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry opencores_i2c_master_3/s1
+ {
+ address = "0x1c400000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry opencores_i2c_master_4/s1
+ {
+ address = "0x1c500000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ Entry axonbus_0/ctrl
+ {
+ address = "0x1c600000";
+ span = "0x00000040";
+ is_bridge = "0";
+ }
+ Entry remote_update_cycloneiii_0/s1
+ {
+ address = "0x11000000";
+ span = "0x00000100";
+ is_bridge = "0";
+ }
+ Entry avalon_bus_contents_0/s1
+ {
+ address = "0x1c000000";
+ span = "0x00000800";
+ is_bridge = "0";
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ cache_has_dcache = "1";
+ cache_dcache_size = "2048";
+ cache_dcache_line_size = "32";
+ cache_dcache_bursts = "0";
+ cache_dcache_ram_block_type = "AUTO";
+ num_tightly_coupled_data_masters = "0";
+ gui_num_tightly_coupled_data_masters = "0";
+ gui_include_tightly_coupled_data_masters = "0";
+ gui_omit_avalon_data_master = "0";
+ cache_has_icache = "1";
+ cache_icache_size = "4096";
+ cache_icache_line_size = "32";
+ cache_icache_ram_block_type = "AUTO";
+ cache_icache_bursts = "0";
+ num_tightly_coupled_instruction_masters = "0";
+ gui_num_tightly_coupled_instruction_masters = "0";
+ gui_include_tightly_coupled_instruction_masters = "0";
+ debug_level = "2";
+ include_oci = "1";
+ oci_num_xbrk = "0";
+ oci_num_dbrk = "0";
+ oci_dbrk_trace = "0";
+ oci_dbrk_pairs = "0";
+ oci_onchip_trace = "0";
+ oci_offchip_trace = "0";
+ oci_data_trace = "0";
+ include_third_party_debug_port = "0";
+ oci_trace_addr_width = "7";
+ oci_debugreq_signals = "0";
+ oci_trigger_arming = "1";
+ oci_embedded_pll = "0";
+ oci_assign_jtag_instance_id = "0";
+ oci_jtag_instance_id = "0";
+ oci_num_pm = "0";
+ oci_pm_width = "32";
+ performance_counters_present = "0";
+ performance_counters_width = "32";
+ always_encrypt = "1";
+ debug_simgen = "0";
+ activate_model_checker = "0";
+ activate_test_end_checker = "0";
+ activate_trace = "1";
+ activate_monitors = "1";
+ clear_x_bits_ld_non_bypass = "1";
+ bit_31_bypass_dcache = "1";
+ hdl_sim_caches_cleared = "1";
+ hbreak_test = "0";
+ allow_full_address_range = "0";
+ extra_exc_info = "0";
+ branch_prediction_type = "Dynamic";
+ bht_ptr_sz = "8";
+ bht_index_pc_only = "0";
+ gui_branch_prediction_type = "Automatic";
+ full_waveform_signals = "0";
+ export_pcb = "0";
+ avalon_debug_port_present = "0";
+ illegal_instructions_trap = "0";
+ illegal_memory_access_detection = "0";
+ illegal_mem_exc = "0";
+ slave_access_error_exc = "0";
+ division_error_exc = "0";
+ eic_present = "0";
+ num_shadow_reg_sets = "0";
+ gui_mmu_present = "0";
+ mmu_present = "0";
+ process_id_num_bits = "8";
+ tlb_ptr_sz = "7";
+ tlb_num_ways = "16";
+ udtlb_num_entries = "6";
+ uitlb_num_entries = "4";
+ fast_tlb_miss_exc_slave = "";
+ fast_tlb_miss_exc_offset = "0x00000000";
+ mpu_present = "0";
+ mpu_num_data_regions = "8";
+ mpu_num_inst_regions = "8";
+ mpu_min_data_region_size_log2 = "12";
+ mpu_min_inst_region_size_log2 = "12";
+ mpu_use_limit = "0";
+ hardware_divide_present = "1";
+ gui_hardware_divide_setting = "1";
+ hardware_multiply_present = "1";
+ hardware_multiply_impl = "embedded_mul";
+ shift_rot_impl = "fast_le_shift";
+ gui_hardware_multiply_setting = "embedded_mul_fast_le_shift";
+ reset_slave = "cfi_flash_0/s1";
+ break_slave = "cpu_0/jtag_debug_module";
+ exc_slave = "altmemddr_0/s1";
+ reset_offset = "0x00400000";
+ break_offset = "0x00000020";
+ exc_offset = "0x00000020";
+ cpu_reset = "0";
+ CPU_Implementation = "fast";
+ cpu_selection = "f";
+ device_family_id = "CYCLONEIII";
+ address_stall_present = "1";
+ dsp_block_supports_shift = "0";
+ mrams_present = "0";
+ cpuid_value = "0";
+ dont_overwrite_cpuid = "1";
+ allow_legacy_sdk = "1";
+ legacy_sdk_support = "1";
+ inst_addr_width = "29";
+ data_addr_width = "29";
+ CPU_Architecture = "nios2";
+ cache_icache_burst_type = "none";
+ oci_sync_depth = "2";
+ hardware_multiply_omits_msw = "1";
+ big_endian = "0";
+ break_slave_override = "";
+ break_offset_override = "0x20";
+ altera_show_unreleased_features = "0";
+ altera_show_unpublished_features = "0";
+ altera_internal_test = "0";
+ alt_log_port_base = "";
+ alt_log_port_type = "";
+ cpuid_sz = "1";
+ gui_illegal_instructions_trap = "0";
+ advanced_exc = "0";
+ gui_illegal_memory_access_detection = "0";
+ cache_omit_dcache = "0";
+ cache_omit_icache = "0";
+ omit_instruction_master = "0";
+ omit_data_master = "0";
+ ras_ptr_sz = "4";
+ jtb_ptr_sz = "5";
+ ibuf_ptr_sz = "4";
+ always_bypass_dcache = "0";
+ iss_trace_on = "0";
+ iss_trace_warning = "1";
+ iss_trace_info = "1";
+ iss_trace_disassembly = "0";
+ iss_trace_registers = "0";
+ iss_trace_instr_count = "0";
+ iss_software_debug = "0";
+ iss_software_debug_port = "9996";
+ iss_memory_dump_start = "";
+ iss_memory_dump_end = "";
+ Boot_Copier = "boot_loader_cfi.srec";
+ Boot_Copier_EPCS = "boot_loader_epcs.srec";
+ Boot_Copier_EPCS_SII_SIII_CIII = "boot_loader_epcs_sii_siii_ciii.srec";
+ Boot_Copier_BE = "boot_loader_cfi_be.srec";
+ Boot_Copier_EPCS_BE = "boot_loader_epcs_be.srec";
+ Boot_Copier_EPCS_SII_SIII_CIII_BE = "boot_loader_epcs_sii_siii_ciii_be.srec";
+ CONSTANTS
+ {
+ CONSTANT __nios_catch_irqs__
+ {
+ value = "1";
+ comment = "Include panic handler for all irqs (needs uart)";
+ }
+ CONSTANT __nios_use_constructors__
+ {
+ value = "1";
+ comment = "Call c++ static constructors";
+ }
+ CONSTANT __nios_use_small_printf__
+ {
+ value = "1";
+ comment = "Smaller non-ANSI printf, with no floating point";
+ }
+ CONSTANT nasys_has_icache
+ {
+ value = "1";
+ comment = "True if instruction cache present";
+ }
+ CONSTANT nasys_icache_size
+ {
+ value = "4096";
+ comment = "Size in bytes of instruction cache";
+ }
+ CONSTANT nasys_icache_line_size
+ {
+ value = "32";
+ comment = "Size in bytes of each icache line";
+ }
+ CONSTANT nasys_icache_line_size_log2
+ {
+ value = "5";
+ comment = "Log2 size in bytes of each icache line";
+ }
+ CONSTANT nasys_has_dcache
+ {
+ value = "1";
+ comment = "True if instruction cache present";
+ }
+ CONSTANT nasys_dcache_size
+ {
+ value = "2048";
+ comment = "Size in bytes of data cache";
+ }
+ CONSTANT nasys_dcache_line_size
+ {
+ value = "32";
+ comment = "Size in bytes of each dcache line";
+ }
+ CONSTANT nasys_dcache_line_size_log2
+ {
+ value = "5";
+ comment = "Log2 size in bytes of each dcache line";
+ }
+ }
+ license_status = "encrypted";
+ mainmem_slave = "altmemddr_0/s1";
+ datamem_slave = "altmemddr_0/s1";
+ maincomm_slave = "uart_0/s1";
+ germs_monitor_id = "";
+ }
+ class = "altera_nios2";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ Parameters_Signature = "";
+ Is_CPU = "1";
+ Instantiate_In_System_Module = "1";
+ Required_Device_Family = "STRATIX,STRATIXGX,STRATIXII,STRATIXIIGX,STRATIXIIGXLITE,STRATIXIII,STRATIXIV,CYCLONE,CYCLONEII,CYCLONEIII,HARDCOPYIII,ARRIAII,TARPON,HARDCOPYIV";
+ Default_Module_Name = "cpu";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ Settings_Summary = "Nios II/f
+ <br> 4-Kbyte Instruction Cache
+ <br> 2-Kbyte Data Cache
+ <br> JTAG Debug Module
+ ";
+ MESSAGES
+ {
+ }
+ }
+ }
+ iss_model_name = "altera_nios2";
+ HDL_INFO
+ {
+ PLI_Files = "";
+ Precompiled_Simulation_Library_Files = "";
+ Simulation_HDL_Files = "";
+ Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/cpu_0_test_bench.v, __PROJECT_DIRECTORY__/cpu_0_mult_cell.v, __PROJECT_DIRECTORY__/cpu_0_oci_test_bench.v, __PROJECT_DIRECTORY__/cpu_0_jtag_debug_module_tck.v, __PROJECT_DIRECTORY__/cpu_0_jtag_debug_module_sysclk.v, __PROJECT_DIRECTORY__/cpu_0_jtag_debug_module_wrapper.v, __PROJECT_DIRECTORY__/cpu_0.v";
+ Synthesis_Only_Files = "";
+ }
+ MASTER tightly_coupled_instruction_master_0
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Is_Instruction_Master = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_1
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_2
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_instruction_master_3
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Instruction_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "0";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER data_master2
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "1";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ }
+ }
+ MASTER tightly_coupled_data_master_0
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_1
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_2
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ MASTER tightly_coupled_data_master_3
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Register_Incoming_Signals = "0";
+ Bus_Type = "avalon";
+ Data_Width = "32";
+ Max_Address_Width = "31";
+ Address_Width = "8";
+ Address_Group = "0";
+ Is_Data_Master = "1";
+ Is_Readable = "1";
+ Is_Writeable = "1";
+ Has_IRQ = "0";
+ Is_Enabled = "0";
+ Is_Big_Endian = "0";
+ Connection_Limit = "1";
+ Is_Channel = "1";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT jtag_debug_trigout
+ {
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT jtag_debug_offchip_trace_clk
+ {
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT jtag_debug_offchip_trace_data
+ {
+ width = "18";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT clkx2
+ {
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ visible = "0";
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL aaa
+ {
+ format = "Logic";
+ name = "i_readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL aab
+ {
+ format = "Logic";
+ name = "i_readdatavalid";
+ radix = "hexadecimal";
+ }
+ SIGNAL aac
+ {
+ format = "Logic";
+ name = "i_waitrequest";
+ radix = "hexadecimal";
+ }
+ SIGNAL aad
+ {
+ format = "Logic";
+ name = "i_address";
+ radix = "hexadecimal";
+ }
+ SIGNAL aae
+ {
+ format = "Logic";
+ name = "i_read";
+ radix = "hexadecimal";
+ }
+ SIGNAL aaf
+ {
+ format = "Logic";
+ name = "clk";
+ radix = "hexadecimal";
+ }
+ SIGNAL aag
+ {
+ format = "Logic";
+ name = "reset_n";
+ radix = "hexadecimal";
+ }
+ SIGNAL aah
+ {
+ format = "Logic";
+ name = "d_readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL aai
+ {
+ format = "Logic";
+ name = "d_waitrequest";
+ radix = "hexadecimal";
+ }
+ SIGNAL aaj
+ {
+ format = "Logic";
+ name = "d_irq";
+ radix = "hexadecimal";
+ }
+ SIGNAL aak
+ {
+ format = "Logic";
+ name = "d_address";
+ radix = "hexadecimal";
+ }
+ SIGNAL aal
+ {
+ format = "Logic";
+ name = "d_byteenable";
+ radix = "hexadecimal";
+ }
+ SIGNAL aam
+ {
+ format = "Logic";
+ name = "d_read";
+ radix = "hexadecimal";
+ }
+ SIGNAL aan
+ {
+ format = "Logic";
+ name = "d_write";
+ radix = "hexadecimal";
+ }
+ SIGNAL aao
+ {
+ format = "Logic";
+ name = "d_writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL aap
+ {
+ format = "Logic";
+ name = "d_readdatavalid";
+ radix = "hexadecimal";
+ }
+ SIGNAL aaq
+ {
+ format = "Divider";
+ name = "base pipeline";
+ radix = "";
+ }
+ SIGNAL aar
+ {
+ format = "Logic";
+ name = "clk";
+ radix = "hexadecimal";
+ }
+ SIGNAL aas
+ {
+ format = "Logic";
+ name = "reset_n";
+ radix = "hexadecimal";
+ }
+ SIGNAL aat
+ {
+ format = "Logic";
+ name = "D_stall";
+ radix = "hexadecimal";
+ }
+ SIGNAL aau
+ {
+ format = "Logic";
+ name = "A_stall";
+ radix = "hexadecimal";
+ }
+ SIGNAL aav
+ {
+ format = "Logic";
+ name = "F_pcb_nxt";
+ radix = "hexadecimal";
+ }
+ SIGNAL aaw
+ {
+ format = "Logic";
+ name = "F_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL aax
+ {
+ format = "Logic";
+ name = "D_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL aay
+ {
+ format = "Logic";
+ name = "E_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL aaz
+ {
+ format = "Logic";
+ name = "M_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL aba
+ {
+ format = "Logic";
+ name = "A_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL abb
+ {
+ format = "Logic";
+ name = "W_pcb";
+ radix = "hexadecimal";
+ }
+ SIGNAL abc
+ {
+ format = "Logic";
+ name = "F_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abd
+ {
+ format = "Logic";
+ name = "D_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abe
+ {
+ format = "Logic";
+ name = "E_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abf
+ {
+ format = "Logic";
+ name = "M_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abg
+ {
+ format = "Logic";
+ name = "A_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abh
+ {
+ format = "Logic";
+ name = "W_vinst";
+ radix = "ascii";
+ }
+ SIGNAL abi
+ {
+ format = "Logic";
+ name = "F_inst_ram_hit";
+ radix = "hexadecimal";
+ }
+ SIGNAL abj
+ {
+ format = "Logic";
+ name = "F_issue";
+ radix = "hexadecimal";
+ }
+ SIGNAL abk
+ {
+ format = "Logic";
+ name = "F_kill";
+ radix = "hexadecimal";
+ }
+ SIGNAL abl
+ {
+ format = "Logic";
+ name = "D_kill";
+ radix = "hexadecimal";
+ }
+ SIGNAL abm
+ {
+ format = "Logic";
+ name = "D_refetch";
+ radix = "hexadecimal";
+ }
+ SIGNAL abn
+ {
+ format = "Logic";
+ name = "D_issue";
+ radix = "hexadecimal";
+ }
+ SIGNAL abo
+ {
+ format = "Logic";
+ name = "D_valid";
+ radix = "hexadecimal";
+ }
+ SIGNAL abp
+ {
+ format = "Logic";
+ name = "E_valid";
+ radix = "hexadecimal";
+ }
+ SIGNAL abq
+ {
+ format = "Logic";
+ name = "M_valid";
+ radix = "hexadecimal";
+ }
+ SIGNAL abr
+ {
+ format = "Logic";
+ name = "A_valid";
+ radix = "hexadecimal";
+ }
+ SIGNAL abs
+ {
+ format = "Logic";
+ name = "W_valid";
+ radix = "hexadecimal";
+ }
+ SIGNAL abt
+ {
+ format = "Logic";
+ name = "W_wr_dst_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL abu
+ {
+ format = "Logic";
+ name = "W_dst_regnum";
+ radix = "hexadecimal";
+ }
+ SIGNAL abv
+ {
+ format = "Logic";
+ name = "W_wr_data";
+ radix = "hexadecimal";
+ }
+ SIGNAL abw
+ {
+ format = "Logic";
+ name = "D_en";
+ radix = "hexadecimal";
+ }
+ SIGNAL abx
+ {
+ format = "Logic";
+ name = "E_en";
+ radix = "hexadecimal";
+ }
+ SIGNAL aby
+ {
+ format = "Logic";
+ name = "M_en";
+ radix = "hexadecimal";
+ }
+ SIGNAL abz
+ {
+ format = "Logic";
+ name = "A_en";
+ radix = "hexadecimal";
+ }
+ SIGNAL aca
+ {
+ format = "Logic";
+ name = "F_iw";
+ radix = "hexadecimal";
+ }
+ SIGNAL acb
+ {
+ format = "Logic";
+ name = "D_iw";
+ radix = "hexadecimal";
+ }
+ SIGNAL acc
+ {
+ format = "Logic";
+ name = "E_iw";
+ radix = "hexadecimal";
+ }
+ SIGNAL acd
+ {
+ format = "Logic";
+ name = "M_pipe_flush";
+ radix = "hexadecimal";
+ }
+ SIGNAL ace
+ {
+ format = "Logic";
+ name = "M_pipe_flush_baddr";
+ radix = "hexadecimal";
+ }
+ SIGNAL acf
+ {
+ format = "Logic";
+ name = "intr_req";
+ radix = "hexadecimal";
+ }
+ SIGNAL acg
+ {
+ format = "Logic";
+ name = "A_status_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL ach
+ {
+ format = "Logic";
+ name = "A_status_reg_pie";
+ radix = "hexadecimal";
+ }
+ SIGNAL aci
+ {
+ format = "Logic";
+ name = "A_estatus_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL acj
+ {
+ format = "Logic";
+ name = "A_estatus_reg_pie";
+ radix = "hexadecimal";
+ }
+ SIGNAL ack
+ {
+ format = "Logic";
+ name = "A_bstatus_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL acl
+ {
+ format = "Logic";
+ name = "A_bstatus_reg_pie";
+ radix = "hexadecimal";
+ }
+ SIGNAL acm
+ {
+ format = "Logic";
+ name = "A_ienable_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL acn
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq2";
+ radix = "hexadecimal";
+ }
+ SIGNAL aco
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq3";
+ radix = "hexadecimal";
+ }
+ SIGNAL acp
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq6";
+ radix = "hexadecimal";
+ }
+ SIGNAL acq
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq7";
+ radix = "hexadecimal";
+ }
+ SIGNAL acr
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq8";
+ radix = "hexadecimal";
+ }
+ SIGNAL acs
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq9";
+ radix = "hexadecimal";
+ }
+ SIGNAL act
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq10";
+ radix = "hexadecimal";
+ }
+ SIGNAL acu
+ {
+ format = "Logic";
+ name = "A_ienable_reg_irq11";
+ radix = "hexadecimal";
+ }
+ SIGNAL acv
+ {
+ format = "Logic";
+ name = "A_ipending_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL acw
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq2";
+ radix = "hexadecimal";
+ }
+ SIGNAL acx
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq3";
+ radix = "hexadecimal";
+ }
+ SIGNAL acy
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq6";
+ radix = "hexadecimal";
+ }
+ SIGNAL acz
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq7";
+ radix = "hexadecimal";
+ }
+ SIGNAL ada
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq8";
+ radix = "hexadecimal";
+ }
+ SIGNAL adb
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq9";
+ radix = "hexadecimal";
+ }
+ SIGNAL adc
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq10";
+ radix = "hexadecimal";
+ }
+ SIGNAL add
+ {
+ format = "Logic";
+ name = "A_ipending_reg_irq11";
+ radix = "hexadecimal";
+ }
+ SIGNAL ade
+ {
+ format = "Logic";
+ name = "A_cpuid_reg";
+ radix = "hexadecimal";
+ }
+ SIGNAL adf
+ {
+ format = "Logic";
+ name = "E_valid_prior_to_hbreak";
+ radix = "hexadecimal";
+ }
+ }
+ }
+ }
+ MODULE cfi_flash_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT data
+ {
+ type = "data";
+ width = "16";
+ direction = "inout";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "25";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "1";
+ }
+ PORT select_n
+ {
+ type = "chipselect_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ is_shared = "0";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon_tristate";
+ Write_Wait_States = "120ns";
+ Read_Wait_States = "120ns";
+ Hold_Time = "20ns";
+ Setup_Time = "20ns";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "1";
+ Address_Span = "67108864";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "1";
+ Active_CS_Through_Read_Latency = "0";
+ Data_Width = "16";
+ Address_Width = "25";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY tri_state_bridge_0/tristate_master
+ {
+ priority = "1";
+ Offset_Address = "0x00000000";
+ }
+ Base_Address = "0x00000000";
+ Has_IRQ = "0";
+ Simulation_Num_Lanes = "1";
+ Convert_Xs_To_0 = "1";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ class = "altera_avalon_cfi_flash";
+ Supports_Flash_File_System = "1";
+ flash_reference_designator = "";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ Setup_Value = "20";
+ Wait_Value = "120";
+ Hold_Value = "20";
+ Timing_Units = "ns";
+ Unit_Multiplier = "1";
+ Size = "67108864";
+ MAKE
+ {
+ MACRO
+ {
+ CFI_FLASH_0_FLASHTARGET_ALT_SIM_PREFIX = "$(CFI_FLASH_0_FLASHTARGET_TMP1:0=)";
+ CFI_FLASH_0_FLASHTARGET_TMP1 = "$(ALT_SIM_OPTIMIZE:1=RUN_ON_HDL_SIMULATOR_ONLY_)";
+ }
+ MASTER cpu_0
+ {
+ MACRO
+ {
+ BOOT_COPIER = "boot_loader_cfi.srec";
+ CPU_CLASS = "altera_nios2";
+ CPU_RESET_ADDRESS = "0x400000";
+ }
+ }
+ TARGET delete_placeholder_warning
+ {
+ cfi_flash_0
+ {
+ Command1 = "rm -f $(SIMDIR)/contents_file_warning.txt";
+ Is_Phony = "1";
+ Target_File = "do_delete_placeholder_warning";
+ }
+ }
+ TARGET flashfiles
+ {
+ cfi_flash_0
+ {
+ Command1 = "@echo Post-processing to create $(notdir $@)";
+ Command2 = "elf2flash --input=$(ELF) --flash= --boot=$(DBL_QUOTE)$(shell $(DBL_QUOTE)$(QUARTUS_ROOTDIR)/sopc_builder/bin/find_sopc_component_dir$(DBL_QUOTE) $(CPU_CLASS) $(QUARTUS_PROJECT_DIR))/$(BOOT_COPIER)$(DBL_QUOTE) --outfile=$(CFI_FLASH_0_FLASHTARGET_ALT_SIM_PREFIX)cfi_flash_0.flash --sim_optimize=$(ALT_SIM_OPTIMIZE) --base=0x0 --end=0x3FFFFFF --reset=$(CPU_RESET_ADDRESS) ";
+ Dependency = "$(ELF)";
+ Target_File = "$(CFI_FLASH_0_FLASHTARGET_ALT_SIM_PREFIX)cfi_flash_0.flash";
+ }
+ }
+ TARGET sim
+ {
+ cfi_flash_0
+ {
+ Command1 = "if [ ! -d $(SIMDIR) ]; then mkdir $(SIMDIR) ; fi";
+ Command2 = "@echo Hardware simulation is not enabled for the target SOPC Builder system. Skipping creation of hardware simulation model contents and simulation symbol files. \\(Note: This does not affect the instruction set simulator.\\)";
+ Command3 = "touch $(SIMDIR)/dummy_file";
+ Dependency = "$(ELF)";
+ Target_File = "$(SIMDIR)/dummy_file";
+ }
+ }
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Simulation_Num_Lanes = "2";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ Make_Memory_Model = "1";
+ Instantiate_In_System_Module = "0";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ class = "altera_avalon_cfi_flash";
+ class_version = "7.080900";
+ iss_model_name = "altera_avalon_flash";
+ HDL_INFO
+ {
+ }
+ }
+ MODULE tri_state_bridge_0
+ {
+ SLAVE avalon_slave
+ {
+ PORT_WIRING
+ {
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "1";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "1";
+ Register_Outgoing_Signals = "1";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "N/A";
+ Base_Address = "N/A";
+ }
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "N/A";
+ Base_Address = "N/A";
+ }
+ Bridges_To = "tristate_master";
+ Base_Address = "N/A";
+ Has_IRQ = "0";
+ IRQ = "N/A";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ MASTER tristate_master
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon_tristate";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Bridges_To = "avalon_slave";
+ }
+ PORT_WIRING
+ {
+ }
+ MEMORY_MAP
+ {
+ Entry cfi_flash_0/s1
+ {
+ address = "0x00000000";
+ span = "0x04000000";
+ is_bridge = "0";
+ }
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ }
+ class = "altera_avalon_tri_state_bridge";
+ class_version = "7.080900";
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "1";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ }
+ MODULE timer_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x10000080";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "2";
+ }
+ Base_Address = "0x10000080";
+ Address_Group = "0";
+ }
+ }
+ class = "altera_avalon_timer";
+ class_version = "7.080900";
+ iss_model_name = "altera_avalon_timer";
+ SYSTEM_BUILDER_INFO
+ {
+ Instantiate_In_System_Module = "1";
+ Is_Enabled = "1";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ Settings_Summary = "Timer with 1 ms timeout period.";
+ Is_Collapsed = "1";
+ MESSAGES
+ {
+ }
+ }
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ always_run = "0";
+ fixed_period = "0";
+ snapshot = "1";
+ period = "1";
+ period_units = "ms";
+ reset_output = "0";
+ timeout_pulse_output = "0";
+ load_value = "66666";
+ counter_size = "32";
+ mult = "0.0010";
+ ticks_per_sec = "1000";
+ }
+ HDL_INFO
+ {
+ Precompiled_Simulation_Library_Files = "";
+ Simulation_HDL_Files = "";
+ Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/timer_0.v";
+ Synthesis_Only_Files = "";
+ }
+ PORT_WIRING
+ {
+ }
+ }
+ MODULE uart_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT dataavailable
+ {
+ type = "dataavailable";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readyfordata
+ {
+ type = "readyfordata";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "1cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "1";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x10000000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "3";
+ }
+ Base_Address = "0x10000000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT txd
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT rxd
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT rxused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT txused
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT transmitting
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT cts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "0";
+ }
+ PORT rts_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ PORT irqexport
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "0";
+ }
+ }
+ class = "fifoed_avalon_uart";
+ class_version = "7.1";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ use_tx_fifo = "1";
+ use_rx_fifo = "1";
+ baud = "115200";
+ data_bits = "8";
+ fixed_baud = "1";
+ parity = "N";
+ stop_bits = "1";
+ use_cts_rts = "0";
+ use_eop_register = "0";
+ sim_true_baud = "0";
+ sim_char_stream = "";
+ use_fifo = "0";
+ fifo_size = "16";
+ fifo_export_used = "0";
+ export_irq = "0";
+ hw_cts = "0";
+ trans_pin = "0";
+ fifo_size_tx = "8";
+ fifo_size_rx = "64";
+ tx_fifo_LE = "0";
+ rx_fifo_LE = "0";
+ combine_fifo = "0";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ Instantiate_In_System_Module = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ Settings_Summary = "8-bit UART with 115200 baud, <br>
+ 1 stop bits and N parity";
+ }
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = " Bus Interface";
+ format = "Divider";
+ }
+ SIGNAL b
+ {
+ name = "chipselect";
+ }
+ SIGNAL c
+ {
+ name = "address";
+ radix = "hexadecimal";
+ }
+ SIGNAL d
+ {
+ name = "writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = " Internals";
+ format = "Divider";
+ }
+ SIGNAL g
+ {
+ name = "tx_ready";
+ }
+ SIGNAL h
+ {
+ name = "tx_data";
+ radix = "ascii";
+ }
+ SIGNAL i
+ {
+ name = "rx_char_ready";
+ }
+ SIGNAL j
+ {
+ name = "rx_data";
+ radix = "ascii";
+ }
+ }
+ INTERACTIVE_OUT log
+ {
+ enable = "0";
+ file = "_log_module.txt";
+ radix = "ascii";
+ signals = "temp,list";
+ exe = "perl -- tail-f.pl";
+ }
+ INTERACTIVE_IN drive
+ {
+ enable = "0";
+ file = "_input_data_stream.dat";
+ mutex = "_input_data_mutex.dat";
+ log = "_in.log";
+ rate = "100";
+ signals = "temp,list";
+ exe = "perl -- uart.pl";
+ }
+ }
+ HDL_INFO
+ {
+ Precompiled_Simulation_Library_Files = "";
+ Simulation_HDL_Files = "";
+ Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/uart_0.v";
+ Synthesis_Only_Files = "";
+ }
+ }
+ MODULE altmemddr_0
+ {
+ PORT_WIRING
+ {
+ PORT pll_ref_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT soft_reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT aux_full_rate_clk
+ {
+ type = "out_clk";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT aux_half_rate_clk
+ {
+ type = "out_clk";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_odt
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ declare_one_bit_as_std_logic_vector = "1";
+ }
+ PORT mem_clk
+ {
+ type = "export";
+ width = "2";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT mem_clk_n
+ {
+ type = "export";
+ width = "2";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT mem_cs_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ declare_one_bit_as_std_logic_vector = "1";
+ }
+ PORT mem_cke
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ declare_one_bit_as_std_logic_vector = "1";
+ }
+ PORT mem_addr
+ {
+ type = "export";
+ width = "13";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_ba
+ {
+ type = "export";
+ width = "2";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_ras_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_cas_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_we_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT mem_dq
+ {
+ type = "export";
+ width = "32";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT mem_dqs
+ {
+ type = "export";
+ width = "4";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT mem_dm
+ {
+ type = "export";
+ width = "4";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_refresh_ack
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_wdata_req
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_init_done
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT reset_phy_clk_n
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT global_reset_n
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT phy_clk
+ {
+ type = "out_clk";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_address
+ {
+ type = "address";
+ width = "23";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_write_req
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_read_req
+ {
+ type = "read";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_burstbegin
+ {
+ type = "beginbursttransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_ready
+ {
+ type = "waitrequest_n";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_rdata
+ {
+ type = "readdata";
+ width = "128";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_rdata_valid
+ {
+ type = "readdatavalid";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT local_wdata
+ {
+ type = "writedata";
+ width = "128";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_be
+ {
+ type = "byteenable";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT local_size
+ {
+ type = "burstcount";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_request_n
+ {
+ type = "resetrequest_n";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "dynamic";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Address_Span = "134217728";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "32";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "128";
+ Address_Width = "23";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "1";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ Clock_Source = "altmemddr_0_phy_clk_out";
+ Has_Clock = "1";
+ MASTERED_BY cpu_0/instruction_master
+ {
+ priority = "1";
+ Offset_Address = "0x08000000";
+ }
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x08000000";
+ }
+ Base_Address = "0x08000000";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ iss_model_name = "altera_memory";
+ class = "ddr2_high_perf";
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ device_family = "Cyclone III";
+ datawidth = "32";
+ memtype = "DDR2 SDRAM";
+ local_burst_length = "1";
+ num_chipselects = "1";
+ cas_latency = "4.0";
+ addr_width = "13";
+ ba_width = "2";
+ row_width = "13";
+ col_width = "10";
+ clockspeed = "7500";
+ data_width_ratio = "4";
+ reg_dimm = "false";
+ dq_per_dqs = "8";
+ phy_if_type_afi = "true";
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Instantiate_In_System_Module = "1";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ Default_Module_Name = "ddr2_sdram";
+ Required_Device_Family = "STRATIXIIGXLITE,STRATIXIIGX,STRATIXII,STRATIXIII,CYCLONEIII,STRATIXIV,ARRIAII,TARPON,HARDCOPYIII,HARDCOPYIV";
+ Pins_Assigned_Automatically = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ class_version = "8.1";
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = "pll_ref_clk";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL b
+ {
+ name = "soft_reset_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL c
+ {
+ name = "global_reset_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL d
+ {
+ name = "reset_phy_clk_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL e
+ {
+ name = "reset_request_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL f
+ {
+ name = "phy_clk";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL g
+ {
+ name = "local_address";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL h
+ {
+ name = "local_size";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL i
+ {
+ name = "local_burstbegin";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL j
+ {
+ name = "local_read_req";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL k
+ {
+ name = "local_write_req";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL l
+ {
+ name = "local_ready";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL m
+ {
+ name = "local_wdata";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL n
+ {
+ name = "local_be";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL o
+ {
+ name = "local_rdata_valid";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL p
+ {
+ name = "local_rdata";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL q
+ {
+ name = "mem_clk";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL r
+ {
+ name = "mem_cs_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL s
+ {
+ name = "mem_addr";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL t
+ {
+ name = "mem_ba";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL u
+ {
+ name = "mem_ras_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL v
+ {
+ name = "mem_cas_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL w
+ {
+ name = "mem_we_n";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL x
+ {
+ name = "mem_dm";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL y
+ {
+ name = "mem_dq";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL z
+ {
+ name = "mem_dqs";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ SIGNAL aa
+ {
+ name = "mem_cke";
+ radix = "hexadecimal";
+ format = "Logic";
+ }
+ }
+ }
+ }
+ MODULE opencores_i2c_master_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c100000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "11";
+ }
+ Base_Address = "0x1c100000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,__PROJECT_DIRECTORY__/opencores_i2c_master_0.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE opencores_i2c_master_1
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c200000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "6";
+ }
+ Base_Address = "0x1c200000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,__PROJECT_DIRECTORY__/opencores_i2c_master_1.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE opencores_i2c_master_2
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c300000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "7";
+ }
+ Base_Address = "0x1c300000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,__PROJECT_DIRECTORY__/opencores_i2c_master_2.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE opencores_i2c_master_3
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c400000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "8";
+ }
+ Base_Address = "0x1c400000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,__PROJECT_DIRECTORY__/opencores_i2c_master_3.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE opencores_i2c_master_4
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_s1clk_reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_intout_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_writedata
+ {
+ type = "writedata";
+ width = "8";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "8";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c500000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "9";
+ }
+ Base_Address = "0x1c500000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_ext_export_scl
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ PORT coe_ext_export_sda
+ {
+ type = "export";
+ width = "1";
+ direction = "inout";
+ Is_Enabled = "1";
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "opencores_i2c_master";
+ gtf_class_version = "2.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_bit_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_byte_ctrl.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/i2c_master_top.vhd,/home/walter/Libs/VHDL/sopc/opencores/i2c_master/oc_i2c_master.vhd,__PROJECT_DIRECTORY__/opencores_i2c_master_4.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE axonbus_0
+ {
+ SLAVE ctrl
+ {
+ PORT_WIRING
+ {
+ PORT csi_ctrlclk_reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT csi_ctrlclk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT ins_ctrlirq_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_ctrl_read
+ {
+ type = "read";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_ctrl_write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_ctrl_readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_ctrl_writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_ctrl_address
+ {
+ type = "address";
+ width = "4";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "4";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c600000";
+ }
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "10";
+ }
+ Base_Address = "0x1c600000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT coe_export_txena
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ MASTER uartm
+ {
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Irq_Scheme = "individual_requests";
+ Bus_Type = "avalon";
+ Is_Asynchronous = "0";
+ DBS_Big_Endian = "0";
+ Adapts_To = "";
+ Do_Stream_Reads = "0";
+ Do_Stream_Writes = "0";
+ Max_Address_Width = "32";
+ Data_Width = "16";
+ Address_Width = "8";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ }
+ PORT_WIRING
+ {
+ PORT avm_uartm_irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_address
+ {
+ type = "address";
+ width = "8";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_read
+ {
+ type = "read";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_write
+ {
+ type = "write";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avm_uartm_writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ MEMORY_MAP
+ {
+ Entry uart_1/s1
+ {
+ address = "0x00000000";
+ span = "0x00000020";
+ is_bridge = "0";
+ }
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "axonbus";
+ gtf_class_version = "1.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "/home/walter/Libs/VHDL/sopc/axon/axonbus/axonbus.vhd,__PROJECT_DIRECTORY__/axonbus_0.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE uart_1
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset_n
+ {
+ type = "reset_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT irq
+ {
+ type = "irq";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "3";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT begintransfer
+ {
+ type = "begintransfer";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read_n
+ {
+ type = "read_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write_n
+ {
+ type = "write_n";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "16";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "16";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT dataavailable
+ {
+ type = "dataavailable";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT readyfordata
+ {
+ type = "readyfordata";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Has_IRQ = "1";
+ Bus_Type = "avalon";
+ Write_Wait_States = "1cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "1";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "16";
+ Address_Width = "3";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY axonbus_0/uartm
+ {
+ priority = "1";
+ Offset_Address = "0x00000000";
+ }
+ IRQ_MASTER axonbus_0/uartm
+ {
+ IRQ_Number = "0";
+ }
+ Base_Address = "0x00000000";
+ Address_Group = "0";
+ }
+ }
+ PORT_WIRING
+ {
+ PORT rxd
+ {
+ type = "export";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT txd
+ {
+ type = "export";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT cts_n
+ {
+ direction = "input";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ PORT rts_n
+ {
+ direction = "output";
+ width = "1";
+ Is_Enabled = "0";
+ }
+ }
+ class = "altera_avalon_uart";
+ class_version = "7.080900";
+ iss_model_name = "altera_avalon_uart";
+ SYSTEM_BUILDER_INFO
+ {
+ Instantiate_In_System_Module = "1";
+ Is_Enabled = "1";
+ Iss_Launch_Telnet = "0";
+ Top_Level_Ports_Are_Enumerated = "1";
+ View
+ {
+ Settings_Summary = "9-bit UART with 115200 baud, <br>
+ 1 stop bits and N parity";
+ Is_Collapsed = "1";
+ MESSAGES
+ {
+ }
+ }
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ }
+ SIMULATION
+ {
+ DISPLAY
+ {
+ SIGNAL a
+ {
+ name = " Bus Interface";
+ format = "Divider";
+ }
+ SIGNAL b
+ {
+ name = "chipselect";
+ }
+ SIGNAL c
+ {
+ name = "address";
+ radix = "hexadecimal";
+ }
+ SIGNAL d
+ {
+ name = "writedata";
+ radix = "hexadecimal";
+ }
+ SIGNAL e
+ {
+ name = "readdata";
+ radix = "hexadecimal";
+ }
+ SIGNAL f
+ {
+ name = " Internals";
+ format = "Divider";
+ }
+ SIGNAL g
+ {
+ name = "tx_ready";
+ }
+ SIGNAL h
+ {
+ name = "tx_data";
+ radix = "ascii";
+ }
+ SIGNAL i
+ {
+ name = "rx_char_ready";
+ }
+ SIGNAL j
+ {
+ name = "rx_data";
+ radix = "ascii";
+ }
+ }
+ INTERACTIVE_OUT log
+ {
+ enable = "0";
+ file = "_log_module.txt";
+ radix = "ascii";
+ signals = "temp,list";
+ exe = "perl -- tail-f.pl";
+ }
+ INTERACTIVE_IN drive
+ {
+ enable = "0";
+ file = "_input_data_stream.dat";
+ mutex = "_input_data_mutex.dat";
+ log = "_in.log";
+ rate = "100";
+ signals = "temp,list";
+ exe = "perl -- uart.pl";
+ }
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ baud = "115200";
+ data_bits = "9";
+ fixed_baud = "1";
+ parity = "N";
+ stop_bits = "1";
+ sync_reg_depth = "2";
+ use_cts_rts = "0";
+ use_eop_register = "0";
+ sim_true_baud = "0";
+ sim_char_stream = "";
+ }
+ HDL_INFO
+ {
+ Precompiled_Simulation_Library_Files = "";
+ Simulation_HDL_Files = "";
+ Synthesis_HDL_Files = "__PROJECT_DIRECTORY__/uart_1.v";
+ Synthesis_Only_Files = "";
+ }
+ }
+ MODULE remote_update_cycloneiii_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT reset
+ {
+ type = "reset";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT writedata
+ {
+ type = "writedata";
+ width = "32";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT address
+ {
+ type = "address";
+ width = "6";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT chipselect
+ {
+ type = "chipselect";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT write
+ {
+ type = "write";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT read
+ {
+ type = "read";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT waitrequest
+ {
+ type = "waitrequest";
+ width = "1";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Read_Wait_States = "peripheral_controlled";
+ Write_Wait_States = "peripheral_controlled";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "2";
+ Is_Memory_Device = "0";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "6";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x11000000";
+ }
+ Base_Address = "0x11000000";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "altera_avalon_remote_update_cycloneiii";
+ gtf_class_version = "9.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_33";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "__PROJECT_DIRECTORY__/remote_update_cycloneiii_0.vo";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+ MODULE avalon_bus_contents_0
+ {
+ SLAVE s1
+ {
+ PORT_WIRING
+ {
+ PORT csi_s1clk_clk
+ {
+ type = "clk";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_read
+ {
+ type = "read";
+ width = "1";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_readdata
+ {
+ type = "readdata";
+ width = "32";
+ direction = "output";
+ Is_Enabled = "1";
+ }
+ PORT avs_s1_address
+ {
+ type = "address";
+ width = "9";
+ direction = "input";
+ Is_Enabled = "1";
+ }
+ }
+ SYSTEM_BUILDER_INFO
+ {
+ Bus_Type = "avalon";
+ Write_Wait_States = "0cycles";
+ Read_Wait_States = "1cycles";
+ Hold_Time = "0cycles";
+ Setup_Time = "0cycles";
+ Is_Printable_Device = "0";
+ Address_Alignment = "native";
+ Well_Behaved_Waitrequest = "0";
+ Is_Nonvolatile_Storage = "0";
+ Read_Latency = "0";
+ Is_Memory_Device = "1";
+ Maximum_Pending_Read_Transactions = "0";
+ Minimum_Uninterrupted_Run_Length = "1";
+ Accepts_Internal_Connections = "1";
+ Write_Latency = "0";
+ Is_Flash = "0";
+ Data_Width = "32";
+ Address_Width = "9";
+ Maximum_Burst_Size = "1";
+ Register_Incoming_Signals = "0";
+ Register_Outgoing_Signals = "0";
+ Interleave_Bursts = "0";
+ Linewrap_Bursts = "0";
+ Burst_On_Burst_Boundaries_Only = "0";
+ Always_Burst_Max_Burst = "0";
+ Is_Big_Endian = "0";
+ Is_Enabled = "1";
+ MASTERED_BY cpu_0/data_master
+ {
+ priority = "1";
+ Offset_Address = "0x1c000000";
+ }
+ Base_Address = "0x1c000000";
+ Address_Group = "0";
+ IRQ_MASTER cpu_0/data_master
+ {
+ IRQ_Number = "NC";
+ }
+ }
+ }
+ class = "no_legacy_module";
+ class_version = "7.080900";
+ gtf_class_name = "avalon_bus_contents";
+ gtf_class_version = "1.0";
+ SYSTEM_BUILDER_INFO
+ {
+ Do_Not_Generate = "1";
+ Instantiate_In_System_Module = "1";
+ Is_Bridge = "0";
+ Is_Enabled = "1";
+ Clock_Source = "clk_66";
+ Has_Clock = "1";
+ View
+ {
+ MESSAGES
+ {
+ }
+ }
+ }
+ HDL_INFO
+ {
+ Simulation_HDL_Files = "__PROJECT_DIRECTORY__/avalon_bus_contents_0.vhd";
+ }
+ WIZARD_SCRIPT_ARGUMENTS
+ {
+ terminated_ports
+ {
+ }
+ }
+ }
+}
diff --git a/recipes/linux/linux-nios2_2.6.28.bb b/recipes/linux/linux-nios2_2.6.28.bb
new file mode 100644
index 0000000..031f4f5
--- /dev/null
+++ b/recipes/linux/linux-nios2_2.6.28.bb
@@ -0,0 +1,36 @@
+INHIBIT_DEFAULT_DEPS = "1"
+DEPENDS += "unifdef-native"
+PR = "r3"
+
+FILESPATH = "${FILE_DIRNAME}/${PN}/${PV}"
+
+#SRC_URI = "git://sopc.et.ntust.edu.tw/git/linux-2.6.git;branch=test-nios2;tags=3146b39c185f8a436d430132457e84fa1d8f8208 \
+SRC_URI = "http://127.0.0.1/linux-nios2-2.6.28-git.tbz \
+ file://procinfo.h \
+ file://system.ptf"
+SRC_URI += "file://defconfig"
+
+S = "${WORKDIR}/linux-2.6"
+
+COMPATIBLE_HOST = 'nios2.*-linux.*'
+COMPATIBLE_MACHINE = '(nios2|sygeg1)'
+
+inherit kernel
+
+ARCH = "nios2"
+KERNEL_IMAGETYPE = "zImage"
+
+
+do_configure() {
+ rm -f ${S}/.config
+
+ if [ ! -e ${WORKDIR}/defconfig ]; then
+ die "No default configuration for ${MACHINE} available."
+ fi
+
+ echo "CONFIG_INITRAMFS_SOURCE=\"${DEPLOY_DIR_IMAGE}/initramfs_root.cpio\"" >> ${S}/.config
+ sed -e '/CONFIG_INITRAMFS_SOURCE/d' '${WORKDIR}/defconfig' >>'${S}/.config'
+
+ oe_runmake hwselect SYSPTF=../system.ptf CPU_SELECTION=1 MEM_SELECTION=2 ARCH=$ARCH
+ yes '' | oe_runmake oldconfig
+}
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] gnu-config-20050701: Add nios2 system support.
2009-12-06 22:44 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Conditionally set linux-libc-header version Leon Woestenberg
2009-12-07 8:26 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Marcin Juszkiewicz
1 sibling, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg, Walter Goossens
From: Walter Goossens <walter.goossens@axon.tv>
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
recipes/gnu-config/gnu-config/nios2.patch | 20 ++++++++++++++++++++
recipes/gnu-config/gnu-config_20050701.bb | 3 ++-
2 files changed, 22 insertions(+), 1 deletions(-)
create mode 100644 recipes/gnu-config/gnu-config/nios2.patch
diff --git a/recipes/gnu-config/gnu-config/nios2.patch b/recipes/gnu-config/gnu-config/nios2.patch
new file mode 100644
index 0000000..d790ed1
--- /dev/null
+++ b/recipes/gnu-config/gnu-config/nios2.patch
@@ -0,0 +1,20 @@
+Index: config/config.sub
+===================================================================
+--- config.orig/config.sub
++++ config/config.sub
+@@ -259,6 +259,7 @@ case $basic_machine in
+ | mn10200 | mn10300 \
+ | ms1 \
+ | msp430 \
++ | nios2 | nios2eb | nios2el \
+ | ns16k | ns32k \
+ | openrisc | or32 \
+ | pdp10 | pdp11 | pj | pjl \
+@@ -338,6 +339,7 @@ case $basic_machine in
+ | mmix-* \
+ | ms1-* \
+ | msp430-* \
++ | nios2-* | nios2eb-* | nios2el-* \
+ | none-* | np1-* | ns16k-* | ns32k-* \
+ | orion-* \
+ | pdp10-* | pdp11-* | pj-* | pjl-* | pn-* | power-* \
diff --git a/recipes/gnu-config/gnu-config_20050701.bb b/recipes/gnu-config/gnu-config_20050701.bb
index 8ee0a32..537d745 100644
--- a/recipes/gnu-config/gnu-config_20050701.bb
+++ b/recipes/gnu-config/gnu-config_20050701.bb
@@ -6,11 +6,12 @@ INHIBIT_DEFAULT_DEPS = "1"
FIXEDSRCDATE = "${@bb.data.getVar('FILE', d, 1).split('_')[-1].split('.')[0]}"
PV = "0.1+cvs${FIXEDSRCDATE}"
-PR = "r5"
+PR = "r6"
SRC_URI = "cvs://anonymous@cvs.sv.gnu.org/cvsroot/config;module=config;method=pserver;date=${FIXEDSRCDATE} \
file://config-guess-uclibc.patch;patch=1 \
file://avr32.patch;patch=1 \
+ file://nios2.patch;patch=1 \
file://gnu-configize.in"
S = "${WORKDIR}/config"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] angstrom-2008.1.conf: Conditionally set linux-libc-header version.
2009-12-06 22:44 ` [PATCH] gnu-config-20050701: Add nios2 system support Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Hard-code the nios2 version for linux-libc-headers Leon Woestenberg
0 siblings, 1 reply; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Systems with non-upstream kernel need an older linux-libc-header
version. Use ?= instead of = so that machines can override the
version.
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/angstrom-2008.1.conf | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/conf/distro/angstrom-2008.1.conf b/conf/distro/angstrom-2008.1.conf
index abc9a93..51d8242 100644
--- a/conf/distro/angstrom-2008.1.conf
+++ b/conf/distro/angstrom-2008.1.conf
@@ -79,7 +79,7 @@ PREFERRED_VERSION_linux-handhelds-2.6 ?= "2.6.21-hh20"
#KERNEL_INITRAMFS_PATH = "${KERNEL_INITRAMFS_DIR}/$(readlink ${KERNEL_INITRAMFS_DIR}initramfs-bootmenu-image-${MACHINE}.cpio.gz)"
#This is unrelated to the kernel version, but userspace apps (e.g. HAL) require a recent version to build against
-PREFERRED_VERSION_linux-libc-headers = "2.6.31"
+PREFERRED_VERSION_linux-libc-headers ?= "2.6.31"
#Prefer glibc 2.6 and uclibc 0.9.30, these have had the most testing.
PREFERRED_VERSION_glibc ?= "2.9"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread* [PATCH] angstrom-2008.1.conf: Hard-code the nios2 version for linux-libc-headers.
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Conditionally set linux-libc-header version Leon Woestenberg
@ 2009-12-06 22:44 ` Leon Woestenberg
0 siblings, 0 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-06 22:44 UTC (permalink / raw)
To: openembedded-devel; +Cc: Leon Woestenberg
Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
---
conf/distro/angstrom-2008.1.conf | 3 ++-
conf/machine/include/nios2.inc | 1 +
2 files changed, 3 insertions(+), 1 deletions(-)
diff --git a/conf/distro/angstrom-2008.1.conf b/conf/distro/angstrom-2008.1.conf
index 51d8242..63f6e3d 100644
--- a/conf/distro/angstrom-2008.1.conf
+++ b/conf/distro/angstrom-2008.1.conf
@@ -79,7 +79,8 @@ PREFERRED_VERSION_linux-handhelds-2.6 ?= "2.6.21-hh20"
#KERNEL_INITRAMFS_PATH = "${KERNEL_INITRAMFS_DIR}/$(readlink ${KERNEL_INITRAMFS_DIR}initramfs-bootmenu-image-${MACHINE}.cpio.gz)"
#This is unrelated to the kernel version, but userspace apps (e.g. HAL) require a recent version to build against
-PREFERRED_VERSION_linux-libc-headers ?= "2.6.31"
+PREFERRED_VERSION_linux-libc-headers = "2.6.31"
+PREFERRED_VERSION_linux-libc-headers_nios2 = "nios2-2.6.28"
#Prefer glibc 2.6 and uclibc 0.9.30, these have had the most testing.
PREFERRED_VERSION_glibc ?= "2.9"
diff --git a/conf/machine/include/nios2.inc b/conf/machine/include/nios2.inc
index e23c72d..6a693fc 100644
--- a/conf/machine/include/nios2.inc
+++ b/conf/machine/include/nios2.inc
@@ -15,6 +15,7 @@ PREFERRED_VERSION_linux-nios2 ?= "2.6.28"
# Select the nios2-specific toolchain parts
PREFERRED_VERSION_binutils = "nios2-2.15"
PREFERRED_VERSION_binutils-cross = "nios2-2.15"
+# For Angstrom, this is set in angstrom-2008.1.conf
PREFERRED_VERSION_linux-libc-headers = "nios2-2.6.28"
PREFERRED_VERSION_elf2flt-cross = "nios2-git"
PREFERRED_VERSION_gcc-cross = "nios2-3.4.6"
--
1.6.0.4
^ permalink raw reply related [flat|nested] 39+ messages in thread
* Re: [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines.
2009-12-06 22:44 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gnu-config-20050701: Add nios2 system support Leon Woestenberg
@ 2009-12-07 8:26 ` Marcin Juszkiewicz
1 sibling, 0 replies; 39+ messages in thread
From: Marcin Juszkiewicz @ 2009-12-07 8:26 UTC (permalink / raw)
To: openembedded-devel
Dnia niedziela, 6 grudnia 2009 o 23:44:53 Leon Woestenberg napisał(a):
> diff --git a/recipes/linux/linux-nios2_2.6.28.bb
> b/recipes/linux/linux-nios2_2.6.28.bb new file mode 100644
> index 0000000..031f4f5
> --- /dev/null
> +++ b/recipes/linux/linux-nios2_2.6.28.bb
> @@ -0,0 +1,36 @@
> +INHIBIT_DEFAULT_DEPS = "1"
> +DEPENDS += "unifdef-native"
> +PR = "r3"
> +
> +FILESPATH = "${FILE_DIRNAME}/${PN}/${PV}"
drop that
> +
> +#SRC_URI =
> "git://sopc.et.ntust.edu.tw/git/linux-2.6.git;branch=test-nios2;tags=3146b
> 39c185f8a436d430132457e84fa1d8f8208
> \ +SRC_URI =
> "http://127.0.0.1/linux-nios2-2.6.28-git.tbz \
Can you put it online so other people can fetch and build it? I know that
hardware is yours but think autobuilders or weird build tests.
> + file://procinfo.h \
> + file://system.ptf"
> +SRC_URI += "file://defconfig"
> +
> +S = "${WORKDIR}/linux-2.6"
> +
> +COMPATIBLE_HOST = 'nios2.*-linux.*'
> +COMPATIBLE_MACHINE = '(nios2|sygeg1)'
So which kernel supports "cyclone3-starter" machine? And you can use
COMPATIBLE_MACHINE without COMPATIBLE_HOST.
> +inherit kernel
Why not "require linux.inc"?
> +ARCH = "nios2"
Was not that set in machine config?
> +KERNEL_IMAGETYPE = "zImage"
This is default - drop.
> +
> +do_configure() {
> + rm -f ${S}/.config
> +
> + if [ ! -e ${WORKDIR}/defconfig ]; then
> + die "No default configuration for ${MACHINE} available."
> + fi
This part is already in linux.inc - use it?
> + echo
> "CONFIG_INITRAMFS_SOURCE=\"${DEPLOY_DIR_IMAGE}/initramfs_root.cpio\"" >>
> ${S}/.config + sed -e '/CONFIG_INITRAMFS_SOURCE/d'
> '${WORKDIR}/defconfig' >>'${S}/.config' +
> + oe_runmake hwselect SYSPTF=../system.ptf CPU_SELECTION=1 MEM_SELECTION=2
> ARCH=$ARCH + yes '' | oe_runmake oldconfig
> +}
>
Regards,
--
JID: hrw@jabber.org
Website: http://marcin.juszkiewicz.com.pl/
LinkedIn: http://www.linkedin.com/in/marcinjuszkiewicz
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork.
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc-initial-nios2-0.9.29: For nios2, go to 0.9.29 Leon Woestenberg
@ 2009-12-07 10:43 ` Koen Kooi
1 sibling, 0 replies; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:43 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> Tested-by: Walter Goossens<walter.goossens@axon.tv>
> Tested-by: Leon Woestenberg<leon@sidebranch.com>
> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
> ---
> .../headless_hwselect.patch | 120 +
> .../linux-libc-headers-nios2-2.6.28/procinfo.h | 24 +
> .../linux-libc-headers-nios2-2.6.28/system.ptf | 3492 ++++++++++++++++++++
Same comment about screwing up versioning as gcc, binutils and uclibc
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2.
2009-12-06 22:44 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 architecture from GNU hash style Leon Woestenberg
@ 2009-12-07 10:42 ` Koen Kooi
2009-12-11 21:32 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:42 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
> ---
> conf/distro/include/sane-srcrevs.inc | 1 +
> 1 files changed, 1 insertions(+), 0 deletions(-)
>
> diff --git a/conf/distro/include/sane-srcrevs.inc b/conf/distro/include/sane-srcrevs.inc
> +SRCREV_pn-linux-libs-headers_nios2 = "d01303a1035a39e445007c7522d89ad985c4153c"
Using a machine override make it non-generic. Anyway, since the cabal
said checksums belong in the recipe, SRCREVs should be in there as well.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers.
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Leon Woestenberg
2009-12-06 22:44 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Leon Woestenberg
@ 2009-12-07 10:41 ` Koen Kooi
2009-12-11 22:58 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:41 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> This allows machines/archs to override towards older kernels and
> matching headers. This was needed for nios2.
>
> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
> ---
> conf/distro/angstrom-2008.1.conf | 2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)
>
> diff --git a/conf/distro/angstrom-2008.1.conf b/conf/distro/angstrom-2008.1.conf
> index 51d8242..abc9a93 100644
> --- a/conf/distro/angstrom-2008.1.conf
> +++ b/conf/distro/angstrom-2008.1.conf
> @@ -79,7 +79,7 @@ PREFERRED_VERSION_linux-handhelds-2.6 ?= "2.6.21-hh20"
> #KERNEL_INITRAMFS_PATH = "${KERNEL_INITRAMFS_DIR}/$(readlink ${KERNEL_INITRAMFS_DIR}initramfs-bootmenu-image-${MACHINE}.cpio.gz)"
>
> #This is unrelated to the kernel version, but userspace apps (e.g. HAL) require a recent version to build against
> -PREFERRED_VERSION_linux-libc-headers ?= "2.6.31"
> +PREFERRED_VERSION_linux-libc-headers = "2.6.31"
>
> #Prefer glibc 2.6 and uclibc 0.9.30, these have had the most testing.
> PREFERRED_VERSION_glibc ?= "2.9"
NAK
If an arch really needs another version you need to do
PREFERRED_VERSION_linux-libc-headers_nios2 = "2.6.other"
That way we know that it is nios that needs an older kernel. The actual
preferred solution is to patch nios2 support into linux-libc-headers-2.6.31.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork.
2009-12-06 22:44 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 from GNU hash style Leon Woestenberg
@ 2009-12-07 10:39 ` Koen Kooi
2009-12-07 15:29 ` Leon Woestenberg
2009-12-07 15:32 ` Leon Woestenberg
1 sibling, 2 replies; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:39 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> uclibc with nios2 support from a community maintained fork in GIT.
>
> This fork might actually be pushed back upstream by this community
> (TODO: check this and switch to upstream uclibc if so).
>
> Tested-by: Walter Goossens<walter.goossens@axon.tv>
> Tested-by: Leon Woestenberg<leon@sidebranch.com>
> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
> ---
> recipes/uclibc/uclibc-initial_nios2-0.9.27.bb | 32 ++++
That's bogus. Change that to 0.9.27-nios2 or put nios2 in PR, but don't
screw up uclibc versioning.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread* Re: [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork.
2009-12-07 10:39 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Koen Kooi
@ 2009-12-07 15:29 ` Leon Woestenberg
2009-12-07 15:32 ` Leon Woestenberg
1 sibling, 0 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-07 15:29 UTC (permalink / raw)
To: openembedded-devel
Hello Koen,
On Mon, Dec 7, 2009 at 11:39 AM, Koen Kooi <k.kooi@student.utwente.nl> wrote:
> On 06-12-09 23:44, Leon Woestenberg wrote:
>>
>> uclibc with nios2 support from a community maintained fork in GIT.
>>
>> This fork might actually be pushed back upstream by this community
>> (TODO: check this and switch to upstream uclibc if so).
>>
>> Tested-by: Walter Goossens<walter.goossens@axon.tv>
>> Tested-by: Leon Woestenberg<leon@sidebranch.com>
>> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
>> ---
>> recipes/uclibc/uclibc-initial_nios2-0.9.27.bb | 32 ++++
>
> That's bogus. Change that to 0.9.27-nios2 or put nios2 in PR, but don't
> screw up uclibc versioning.
>
Argh. That's how I started!
Then I consulted the TSC^W IRC channel and "nios2-<version>" was
suggested instead.
Regards,
--
Leon
^ permalink raw reply [flat|nested] 39+ messages in thread* Re: [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork.
2009-12-07 10:39 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Koen Kooi
2009-12-07 15:29 ` Leon Woestenberg
@ 2009-12-07 15:32 ` Leon Woestenberg
1 sibling, 0 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-07 15:32 UTC (permalink / raw)
To: openembedded-devel
Hello Koen,
On Mon, Dec 7, 2009 at 11:39 AM, Koen Kooi <k.kooi@student.utwente.nl> wrote:
> On 06-12-09 23:44, Leon Woestenberg wrote:
>>
>> recipes/uclibc/uclibc-initial_nios2-0.9.27.bb | 32 ++++
> That's bogus. Change that to 0.9.27-nios2 or put nios2 in PR, but don't
> screw up uclibc versioning.
>
Thanks for the review!
Sorry for letting my initial frustration out. I should have really
questioned this approach, but I cannot the reason anymore why it was
suggested.
/likewise is looking into his IRC logs.
Greetings,
--
Leon
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2.
2009-12-06 22:44 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Leon Woestenberg
@ 2009-12-07 10:38 ` Koen Kooi
2009-12-11 21:44 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:38 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> +BINV = "3.4.6"
> +PV = "nios2-3.4.6"
That's bogus. Change that to 3.4.6-nios2 or put nios2 in PR, but don't
screw up gcc versioning.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread* Re: [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2.
2009-12-07 10:38 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Koen Kooi
@ 2009-12-11 21:44 ` Leon Woestenberg
0 siblings, 0 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-11 21:44 UTC (permalink / raw)
To: openembedded-devel
Hello Koen,
On Mon, Dec 7, 2009 at 11:38 AM, Koen Kooi <k.kooi@student.utwente.nl> wrote:
> On 06-12-09 23:44, Leon Woestenberg wrote:
>
> That's bogus. Change that to 3.4.6-nios2 or put nios2 in PR, but don't screw
> up gcc versioning.
nios2-<version> has been fixed to <version>-nios2 my local branch.
Thanks for the review and remarks,
Regards,
--
Leon
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] binutils{, -cross}_nios2-2.15.bb: binutils for nios2.
2009-12-06 22:44 ` [PATCH] binutils{,-cross}_nios2-2.15.bb: binutils for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] elf2flt-cross_nios2-git.bb: elf2flt-cross " Leon Woestenberg
@ 2009-12-07 10:39 ` Koen Kooi
2009-12-11 21:44 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:39 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> This is from a non-upstream GIT'd fork of binutils, community
> maintained, as nios2 was never brought upstream into binutils.
>
> Tested-by: Walter Goossens<walter.goossens@axon.tv>
> Tested-by: Leon Woestenberg<leon@sidebranch.com>
> Signed-off-by: Leon Woestenberg<leon@sidebranch.com>
> ---
> recipes/binutils/binutils-cross_nios2-2.15.bb | 8 +++++++
> recipes/binutils/binutils_nios2-2.15.bb | 26 +++++++++++++++++++++++++
That's bogus. Change that to 2.15-nios2 or put nios2 in PR, but don't
screw up binutils versioning.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] cyclone3_starter.conf: New machine/board for architecture nios2.
2009-12-06 22:44 ` [PATCH] cyclone3_starter.conf: New machine/board for " Leon Woestenberg
2009-12-06 22:44 ` [PATCH] site/nios2-linux-uclibc: Configure site file for MMU-less nios2 Leon Woestenberg
@ 2009-12-07 8:21 ` Marcin Juszkiewicz
2009-12-07 10:26 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Marcin Juszkiewicz @ 2009-12-07 8:21 UTC (permalink / raw)
To: openembedded-devel
Dnia niedziela, 6 grudnia 2009 o 23:44:38 Leon Woestenberg napisał(a):
> These adds the Altera Cyclone III FPGA Starter Kit which can
> run a nios2 soft-core SoC processor.
>
> Tested-by: Walter Goossens <walter.goossens@axon.tv>
> Tested-by: Leon Woestenberg <leon@sidebranch.com>
> Signed-off-by: Leon Woestenberg <leon@sidebranch.com>
> ---
> conf/machine/cyclone3_starter.conf | 7 +++++++
Do not use underscore in names as this conflicts with OVERRIDES.
Regards,
--
JID: hrw@jabber.org
Website: http://marcin.juszkiewicz.com.pl/
LinkedIn: http://www.linkedin.com/in/marcinjuszkiewicz
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] nios2.conf: New architecture nios2.
2009-12-06 22:44 ` [PATCH] nios2.conf: " Leon Woestenberg
2009-12-06 22:44 ` [PATCH] cyclone3_starter.conf: New machine/board for " Leon Woestenberg
@ 2009-12-07 10:36 ` Koen Kooi
2009-12-11 23:16 ` Leon Woestenberg
1 sibling, 1 reply; 39+ messages in thread
From: Koen Kooi @ 2009-12-07 10:36 UTC (permalink / raw)
To: openembedded-devel
On 06-12-09 23:44, Leon Woestenberg wrote:
> +# Select the nios2-specific toolchain parts
> +PREFERRED_VERSION_binutils = "nios2-2.15"
> +PREFERRED_VERSION_binutils-cross = "nios2-2.15"
> +PREFERRED_VERSION_linux-libc-headers = "nios2-2.6.28"
> +PREFERRED_VERSION_elf2flt-cross = "nios2-git"
> +PREFERRED_VERSION_gcc-cross = "nios2-3.4.6"
> +PREFERRED_VERSION_gcc-cross-initial = "nios2-3.4.6"
> +PREFERRED_VERSION_gcc-cross-intermediate = "nios2-3.4.6"
> +PREFERRED_VERSION_uclibc = "nios2-0.9.29"
> +PREFERRED_VERSION_uclibc-initial = "nios2-0.9.27"
NAK
This doesn't belong in a machine.conf, it belongs in the distro.
regards,
Koen
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] nios2.conf: New architecture nios2.
2009-12-07 10:36 ` [PATCH] nios2.conf: New " Koen Kooi
@ 2009-12-11 23:16 ` Leon Woestenberg
0 siblings, 0 replies; 39+ messages in thread
From: Leon Woestenberg @ 2009-12-11 23:16 UTC (permalink / raw)
To: openembedded-devel
Hello,
On Mon, Dec 7, 2009 at 11:36 AM, Koen Kooi <k.kooi@student.utwente.nl> wrote:
> On 06-12-09 23:44, Leon Woestenberg wrote:
>
>> +# Select the nios2-specific toolchain parts
>> +PREFERRED_VERSION_binutils = "nios2-2.15"
>> +PREFERRED_VERSION_binutils-cross = "nios2-2.15"
>> +PREFERRED_VERSION_linux-libc-headers = "nios2-2.6.28"
>> +PREFERRED_VERSION_elf2flt-cross = "nios2-git"
>> +PREFERRED_VERSION_gcc-cross = "nios2-3.4.6"
>> +PREFERRED_VERSION_gcc-cross-initial = "nios2-3.4.6"
>> +PREFERRED_VERSION_gcc-cross-intermediate = "nios2-3.4.6"
>> +PREFERRED_VERSION_uclibc = "nios2-0.9.29"
>> +PREFERRED_VERSION_uclibc-initial = "nios2-0.9.27"
>
> NAK
>
> This doesn't belong in a machine.conf, it belongs in the distro.
>
Hmm, the architecture file (conf/machine/nios2.conf) is the most
related file to give sane defaults for the toolchain etc.
Of course distro's and end-users can override that, but I think this
information belongs with the machine or underlying architecture by
default.
I will change it, but my opinion is per above, unless some good
reasons are given why we shouldn't use the system where higher-level
.conf files can override lower-level .conf files.
Regards,
--
Leon
^ permalink raw reply [flat|nested] 39+ messages in thread
* Re: [PATCH] {insane, kernel-arch, site-info}.bbclass: New architecture nios2.
2009-12-06 22:44 [PATCH] {insane, kernel-arch, site-info}.bbclass: New architecture nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] nios2.conf: " Leon Woestenberg
@ 2010-01-24 3:54 ` Holger Hans Peter Freyther
1 sibling, 0 replies; 39+ messages in thread
From: Holger Hans Peter Freyther @ 2010-01-24 3:54 UTC (permalink / raw)
To: openembedded-devel
Hi Leon,
could you give me a current status of the nios2 patches? I wonder If I can
clean them from the patchwork queue or if it is of any use for you to keep
them in the queue?
thanks
holger
^ permalink raw reply [flat|nested] 39+ messages in thread
end of thread, other threads:[~2010-01-24 3:56 UTC | newest]
Thread overview: 39+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-12-06 22:44 [PATCH] {insane, kernel-arch, site-info}.bbclass: New architecture nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] nios2.conf: " Leon Woestenberg
2009-12-06 22:44 ` [PATCH] cyclone3_starter.conf: New machine/board for " Leon Woestenberg
2009-12-06 22:44 ` [PATCH] site/nios2-linux-uclibc: Configure site file for MMU-less nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] binutils-cross.inc: Stage libiberty.h for elf2flt linker wrapper Leon Woestenberg
2009-12-06 22:44 ` [PATCH] binutils{,-cross}_nios2-2.15.bb: binutils for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] elf2flt-cross_nios2-git.bb: elf2flt-cross " Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gcc-configure-common.inc: Introduce SHARED_LIBRARIES Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 from GNU hash style Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Leon Woestenberg
2009-12-06 22:44 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-uclibc.inc: Exempt nios2 architecture from GNU hash style Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Leon Woestenberg
2009-12-06 22:44 ` [PATCH] uclibc-initial-nios2-0.9.29: For nios2, go to 0.9.29 Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-libc-headers_nios2-2.6.28.bb: Missed the .bb file earlier Leon Woestenberg
2009-12-06 22:44 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Leon Woestenberg
2009-12-06 22:44 ` [PATCH] gnu-config-20050701: Add nios2 system support Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Conditionally set linux-libc-header version Leon Woestenberg
2009-12-06 22:44 ` [PATCH] angstrom-2008.1.conf: Hard-code the nios2 version for linux-libc-headers Leon Woestenberg
2009-12-07 8:26 ` [PATCH] linux-nios2-2.6.28: Linux kernel for nios2 machines Marcin Juszkiewicz
2009-12-07 10:43 ` [PATCH] linux-libc-headers_nios2-2.6.28: nios2 fork Koen Kooi
2009-12-07 10:42 ` [PATCH] sane-srcrevs.inc: Add PREFERRED_VERSION_linux-libc-headers for nios2 Koen Kooi
2009-12-11 21:32 ` Leon Woestenberg
2009-12-07 10:41 ` [PATCH] angstrom-2008.1.conf: Use ?= on PREFERRED_VERSION_linux-libc-headers Koen Kooi
2009-12-11 22:58 ` Leon Woestenberg
2009-12-07 10:39 ` [PATCH] uclibc{, -cross}{, -initial}_nios2-0.9.2{7, 9}.bb: nios2 fork Koen Kooi
2009-12-07 15:29 ` Leon Woestenberg
2009-12-07 15:32 ` Leon Woestenberg
2009-12-07 10:38 ` [PATCH] gcc{, -cross}{, -intermediate}_nios2-3.4.6.bb: GCC for nios2 Koen Kooi
2009-12-11 21:44 ` Leon Woestenberg
2009-12-07 10:39 ` [PATCH] binutils{, -cross}_nios2-2.15.bb: binutils " Koen Kooi
2009-12-11 21:44 ` Leon Woestenberg
2009-12-07 8:21 ` [PATCH] cyclone3_starter.conf: New machine/board for architecture nios2 Marcin Juszkiewicz
2009-12-07 10:26 ` Leon Woestenberg
2009-12-07 10:36 ` [PATCH] nios2.conf: New " Koen Kooi
2009-12-11 23:16 ` Leon Woestenberg
2010-01-24 3:54 ` [PATCH] {insane, kernel-arch, site-info}.bbclass: " Holger Hans Peter Freyther
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.