All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Ishu Brar" <patches@brar.si>
Cc: devicetree@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: arm-smmu: Document SM7250 SMMU
Date: Fri, 16 Oct 2026 09:52:59 +0000	[thread overview]
Message-ID: <sashiko-outbox-174106@kernel.org> (raw)
In-Reply-To: <20261016-smmu-sm7250-v1-1-e11fc0384cfa@brar.si>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] dt-bindings: iommu/arm,smmu: missing clock constraints for SM7250 Adreno SMMU
--

commit 858a7b55acf188b45bbadcffa3b76541e3ae0d31
Author: Ishu Brar <patches@brar.si>

dt-bindings: arm-smmu: Document SM7250 SMMU

This commit documents the apps SMMU and GPU SMMU implementations found on
the Qualcomm SM7250 SoC. The GPU SMMU variant additionally carries the
qcom,adreno-smmu compatible string.

> diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> index 6748351c78122..86844cefa76a3 100644
> --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml
> +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml

[ ... ]

> @@ -116,6 +117,7 @@ properties:
>                - qcom,shikra-smmu-500
>                - qcom,sm6115-smmu-500
>                - qcom,sm6125-smmu-500
> +              - qcom,sm7250-smmu-500
>                - qcom,sm8150-smmu-500
>                - qcom,sm8250-smmu-500
>                - qcom,sm8350-smmu-500

[Severity: Medium]
By adding the SM7250 compatible string to the Adreno GPU SMMU definition
here, should it also be added to the subsequent allOf conditional blocks
that enforce clock-names constraints?

Currently, the SM7250 Adreno GPU SMMU appears to be omitted from the
allOf block that requires specific clocks (such as ahb, bus, and iface).
This causes the device to fall through to the unconstrained base schema
for clocks, which could silently permit device trees with invalid, missing,
or wrongly ordered clocks to pass schema validation during a
dt_binding_check run.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261016-smmu-sm7250-v1-0-e11fc0384cfa@brar.si?part=1

  reply	other threads:[~2026-10-16  9:52 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-16  9:46 [PATCH 0/2] iommu/arm-smmu-qcom: Add SM7250 support Ishu Brar via B4 Relay
2026-10-16  9:46 ` Ishu Brar
2026-10-16  9:46 ` [PATCH 1/2] dt-bindings: arm-smmu: Document SM7250 SMMU Ishu Brar via B4 Relay
2026-10-16  9:46   ` Ishu Brar
2026-10-16  9:52   ` sashiko-bot [this message]
2026-10-16  9:46 ` [PATCH 2/2] iommu/arm-smmu-qcom: Skip PRR setup on SM7250 GPU SMMU Ishu Brar via B4 Relay
2026-10-16  9:46   ` Ishu Brar

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-174106@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=patches@brar.si \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.