From: sashiko-bot@kernel.org
To: "Antonio Borneo" <antonio.borneo@foss.st.com>,
devicetree@vger.kernel.org
Cc: linux-watchdog@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v3 10/13] arm64: dts: st: add iwdg1 and iwdg2 support to stm32mp211
Date: Fri, 06 Nov 2026 18:02:03 +0000 [thread overview]
Message-ID: <sashiko-outbox-201985@kernel.org> (raw)
In-Reply-To: <20261106163429.618392-11-antonio.borneo@foss.st.com>
Thank you for your contribution! Sashiko AI review found 2 potential
issues to consider:
- [High] arm64: dts: st: broken stm32mp215f-dk.dtb build from missing
rcc header and node
- [Low] arm64: dts: st: undocumented access-controllers property on
stm32mp1-iwdg nodes
--
commit 67f7dc5ddb768e993fdbc244a39bc4cf2ffdfc02
Author: Clément Le Goffic <clement.legoffic@foss.st.com>
arm64: dts: st: add iwdg1 and iwdg2 support to stm32mp211
This commit adds the iwdg1 and iwdg2 watchdog device tree nodes to
stm32mp211.dtsi.
> diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/st/stm32mp211.dtsi
> index 4bfd58b26b51b..7ad1c3c304dea 100644
> --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi
> +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi
> @@ -110,6 +110,26 @@ usart2: serial@400e0000 {
> access-controllers = <&rifsc 32>;
> status = "disabled";
> };
> +
> + iwdg1: watchdog@44010000 {
> + compatible = "st,stm32mp1-iwdg";
> + reg = <0x44010000 0x0 0x400>;
> + interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&rcc CK_BUS_IWDG1>, <&scmi_clk CK_SCMI_LSI>;
[Severity: High]
Does this break building stm32mp215f-dk.dtb?
Neither stm32mp211.dtsi nor the files including it include
dt-bindings/clock/st,stm32mp21-rcc.h, leaving CK_BUS_IWDG1, CK_BUS_IWDG2
(in iwdg2 below) and CK_SCMI_LSI unexpanded. In addition, both nodes
reference &rcc, which is not defined in stm32mp211.dtsi or its include
hierarchy.
> + clock-names = "pclk", "lsi";
> + access-controllers = <&rifsc 100>;
> + status = "disabled";
> + };
> +
> + iwdg2: watchdog@44020000 {
> + compatible = "st,stm32mp1-iwdg";
> + reg = <0x44020000 0x0 0x400>;
> + interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&rcc CK_BUS_IWDG2>, <&scmi_clk CK_SCMI_LSI>;
> + clock-names = "pclk", "lsi";
> + access-controllers = <&rifsc 101>;
[Severity: Low]
Should Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.yaml
allow the access-controllers property? Because that schema sets
unevaluatedProperties: false and only references watchdog.yaml#,
dtbs_check will report access-controllers as an unevaluated property on
both iwdg1 and iwdg2.
--
Sashiko AI review · https://sashiko.dev/#/patchset/20261106163429.618392-1-antonio.borneo@foss.st.com?part=10
next prev parent reply other threads:[~2026-11-06 18:02 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-06 16:34 [PATCH v3 00/13] Update watchdogs support on STM32MP platforms Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 01/13] watchdog: stm32_iwdg: get hardware version during probe Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 02/13] watchdog: stm32_iwdg: detect whether the watchdog is running Antonio Borneo
2026-11-06 17:05 ` sashiko-bot
2026-11-08 17:56 ` Guenter Roeck
2026-11-09 11:27 ` Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 03/13] watchdog: stm32_iwdg: add pretimeout support for iwdg v4.0 Antonio Borneo
2026-11-06 17:11 ` sashiko-bot
2026-11-06 16:34 ` [PATCH v3 04/13] ARM: stm32: enable arm smc watchdog on stm32mp1xx Antonio Borneo
2026-11-06 17:19 ` sashiko-bot
2026-11-06 22:18 ` Guenter Roeck
2026-11-09 10:32 ` Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 05/13] ARM: dts: stm32: add iwdg1 node on stm32mp151 SoC Antonio Borneo
2026-11-06 17:29 ` sashiko-bot
2026-11-06 16:34 ` [PATCH v3 06/13] ARM: dts: stm32: enable iwdg1 on stm32mp15x ST boards Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 07/13] ARM: dts: stm32: move arm smc watchdog to stm32mp151 SoC Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 08/13] ARM: dts: stm32: enable arm smc watchdog on stm32mp15x scmi boards Antonio Borneo
2026-11-06 17:51 ` sashiko-bot
2026-11-06 16:34 ` [PATCH v3 09/13] ARM: dts: stm32: add watchdog0 alias on ST stm32mp1xx boards Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 10/13] arm64: dts: st: add iwdg1 and iwdg2 support to stm32mp211 Antonio Borneo
2026-11-06 18:02 ` sashiko-bot [this message]
2026-11-06 16:34 ` [PATCH v3 11/13] arm64: dts: st: add iwdg1 and iwdg2 support to stm32mp231 Antonio Borneo
2026-11-06 18:13 ` sashiko-bot
2026-11-06 16:34 ` [PATCH v3 12/13] arm64: dts: st: add iwdg1 and iwdg2 support to stm32mp251 Antonio Borneo
2026-11-06 16:34 ` [PATCH v3 13/13] arm64: dts: st: enable iwdg2 on stm32mp2xx ST boards Antonio Borneo
2026-11-06 18:24 ` sashiko-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=sashiko-outbox-201985@kernel.org \
--to=sashiko-bot@kernel.org \
--cc=antonio.borneo@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-watchdog@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.