All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Rosen Penev" <rosenp@gmail.com>
Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
	robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v2 2/6] MIPS: ath79: move the bootstrap reference clock to setup
Date: Tue, 10 Nov 2026 01:54:50 +0000	[thread overview]
Message-ID: <sashiko-outbox-206004@kernel.org> (raw)
In-Reply-To: <20261110013646.1582970-3-rosenp@gmail.com>

Thank you for your contribution! Sashiko AI review found 1 potential
issue to consider:
- [Medium] MIPS: ath79: missing OF clock provider on ref_np in
  ath79_setup_ref_clk()
--

commit ba6521274f3bdc958b3f63de9327877ef55638bc
Author: Rosen Penev <rosenp@gmail.com>

MIPS: ath79: move the bootstrap reference clock to setup

This commit moves the bootstrap reference clock detection to plat_time_init(),
registering a fixed-rate clock when the device tree omits clock-frequency and
warning on mismatches with the bootstrap pins.

> diff --git a/arch/mips/ath79/setup.c b/arch/mips/ath79/setup.c
> index d9e1cc77ad04d..dff0fbe07b047 100644
> --- a/arch/mips/ath79/setup.c
> +++ b/arch/mips/ath79/setup.c
[ ... ]
> +static void __init ath79_setup_ref_clk(void)
> +{
> +	struct device_node *np, *ref_np;
> +	unsigned long rate, strap_rate;
> +	struct clk *clk;
> +	bool strapped;
> +	u32 dt_rate;
> +
> +	strap_rate = ath79_bootstrap_ref_rate(&strapped);
> +
> +	np = of_find_matching_node(NULL, ath79_pll_ids);
> +	ref_np = np ? of_parse_phandle(np, "clocks", 0) : NULL;
> +	of_node_put(np);
> +
> +	if (ref_np && !of_property_read_u32(ref_np, "clock-frequency", &dt_rate)) {
> +		of_node_put(ref_np);
> +		rate = dt_rate;
> +		if (strapped && rate != strap_rate)
> +			pr_warn("ath79: reference clock is %lu Hz in the device tree, but the bootstrap pins select %lu Hz\n",
> +				rate, strap_rate);
> +		return;
> +	}
> +	of_node_put(ref_np);
> +
> +	clk = clk_register_fixed_rate(NULL, "ref", NULL, 0, strap_rate);
> +	if (IS_ERR(clk)) {
> +		pr_err("ath79: failed to register the reference clock\n");
> +		return;
> +	}
> +
> +	clk_register_clkdev(clk, "ref", NULL);
> +}

[Severity: Medium]
When ref_np exists in the device tree without a clock-frequency property, does
skipping of_clk_add_provider() for ref_np break DT consumers that reference
<&ref> by phandle?

In of_clk_init(), _of_fixed_clk_setup() fails when clock-frequency is absent,
leaving ref_np without an OF clock provider.  ath79_clocks_init_dt() works
around this by falling back to clk_get_sys(NULL, "ref"), but
arch/mips/boot/dts/qca/ar9331.dtsi also wires the UART to <&ref>:

arch/mips/boot/dts/qca/ar9331.dtsi:
	uart: serial@18020000 {
		compatible = "qca,ar9330-uart";
		...
		clocks = <&ref>;
		clock-names = "uart";

When ar933x_uart_probe() calls devm_clk_get(&pdev->dev, "uart"),
of_clk_get_hw() sees that ref_np is an available DT node with no registered OF
provider and returns -EPROBE_DEFER without falling back to clkdev, causing the
UART probe to fail permanently.

Registering clk as an OF clock provider on ref_np via of_clk_add_provider()
when ref_np is non-NULL would allow phandle lookups to succeed.

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20261110013646.1582970-1-rosenp@gmail.com?part=2

  reply	other threads:[~2026-11-10  1:54 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-11-10  1:36 [PATCH v2 0/6] clk: add a driver for the ath79 PLL controller Rosen Penev
2026-11-10  1:36 ` [PATCH v2 1/6] MIPS: ath79: apply the QCA956x timer workaround in setup Rosen Penev
2026-11-10  1:36 ` [PATCH v2 2/6] MIPS: ath79: move the bootstrap reference clock to setup Rosen Penev
2026-11-10  1:54   ` sashiko-bot [this message]
2026-11-10  1:36 ` [PATCH v2 3/6] dt-bindings: clock: ath79: add the UART1 clock Rosen Penev
2026-11-10 13:25   ` Krzysztof Kozlowski
2026-11-10 23:37     ` Rosen Penev
2026-11-10  1:36 ` [PATCH v2 4/6] dt-bindings: clock: ath79: add the PCIe PLL clock Rosen Penev
2026-11-10 13:26   ` Krzysztof Kozlowski
2026-11-10  1:36 ` [PATCH v2 5/6] clk: add a driver for the Atheros/Qualcomm ath79 PLL controller Rosen Penev
2026-11-10  1:59   ` sashiko-bot
2026-11-10  1:36 ` [PATCH v2 6/6] MIPS: ath79: remove the old clock code Rosen Penev
2026-11-10  2:25 ` [PATCH v2 0/6] clk: add a driver for the ath79 PLL controller Brian Masney
2026-11-10  2:35   ` Rosen Penev
2026-11-10  2:54     ` Brian Masney
2026-11-10 20:47       ` Rosen Penev

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=sashiko-outbox-206004@kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=robh@kernel.org \
    --cc=rosenp@gmail.com \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.