From: Feifei Xu <Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: Feifei.Xu-5C7GfCeVMHo@public.gmane.org,
Hawking Zhang <Hawking.Zhang-5C7GfCeVMHo@public.gmane.org>
Subject: [PATCH 5/8] drm/amdgpu: user reserved zfb to init vram base offset and size
Date: Thu, 15 Mar 2018 14:12:01 +0800 [thread overview]
Message-ID: <1521094324-23252-5-git-send-email-Feifei.Xu@amd.com> (raw)
In-Reply-To: <1521094324-23252-1-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
Change-Id: I866dd16548304a42298b0cb28741f27cba3a76ca
Signed-off-by: Feifei Xu <Feifei.Xu@amd.com>
Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
Acked-by: John Bridgman <john.bridgman@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 26 ++++++++++++++++++++------
1 file changed, 20 insertions(+), 6 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
index 0f61e05..94e13c8 100644
--- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
@@ -697,7 +697,10 @@ static void gmc_v9_0_vram_gtt_location(struct amdgpu_device *adev,
amdgpu_device_vram_location(adev, &adev->gmc, base);
amdgpu_device_gart_location(adev, mc);
/* base offset of vram pages */
- adev->vm_manager.vram_base_offset = gfxhub_v1_0_get_mc_fb_offset(adev);
+ if (adev->gmc.zfb_size > 0)
+ adev->vm_manager.vram_base_offset = adev->gmc.zfb_phys_addr;
+ else
+ adev->vm_manager.vram_base_offset = gfxhub_v1_0_get_mc_fb_offset(adev);
}
/**
@@ -761,8 +764,11 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev)
}
/* size in MB on si */
- adev->gmc.mc_vram_size =
- adev->nbio_funcs->get_memsize(adev) * 1024ULL * 1024ULL;
+ if (adev->gmc.zfb_size > 0)
+ adev->gmc.mc_vram_size = adev->gmc.zfb_size;
+ else
+ adev->gmc.mc_vram_size =
+ adev->nbio_funcs->get_memsize(adev) * 1024ULL * 1024ULL;
adev->gmc.real_vram_size = adev->gmc.mc_vram_size;
if (!(adev->flags & AMD_IS_APU)) {
@@ -770,12 +776,20 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev)
if (r)
return r;
}
- adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
- adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
+ if (adev->gmc.zfb_size > 0) {
+ adev->gmc.aper_base = adev->gmc.zfb_phys_addr;
+ adev->gmc.aper_size = adev->gmc.zfb_size;
+ } else {
+ adev->gmc.aper_base = pci_resource_start(adev->pdev, 0);
+ adev->gmc.aper_size = pci_resource_len(adev->pdev, 0);
+ }
#ifdef CONFIG_X86_64
if (adev->flags & AMD_IS_APU) {
- adev->gmc.aper_base = gfxhub_v1_0_get_mc_fb_offset(adev);
+ if (adev->gmc.zfb_size > 0)
+ adev->gmc.aper_base = adev->gmc.zfb_phys_addr;
+ else
+ adev->gmc.aper_base = gfxhub_v1_0_get_mc_fb_offset(adev);
adev->gmc.aper_size = adev->gmc.real_vram_size;
}
#endif
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
next prev parent reply other threads:[~2018-03-15 6:12 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-03-15 6:11 [PATCH 1/8] drm/amdgpu: Fix hardcoded base offset of vram pages Feifei Xu
[not found] ` <1521094324-23252-1-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 6:11 ` [PATCH 2/8] drm/amdgpu: add new member in amdgpu_mc for zfb support Feifei Xu
[not found] ` <1521094324-23252-2-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:10 ` Christian König
2018-03-15 6:11 ` [PATCH 3/8] drm/amdgpu: add amdgpu module parameter for zfb Feifei Xu
[not found] ` <1521094324-23252-3-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:11 ` Christian König
2018-03-15 6:12 ` [PATCH 4/8] drm/amdgpu: init zfb start address and size Feifei Xu
[not found] ` <1521094324-23252-4-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:13 ` Christian König
2018-03-15 6:12 ` Feifei Xu [this message]
[not found] ` <1521094324-23252-5-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:15 ` [PATCH 5/8] drm/amdgpu: user reserved zfb to init vram base offset " Christian König
2018-03-15 6:12 ` [PATCH 6/8] drm/amdgpu: enable physical transaction for ptd/pde when ZFB is enabled Feifei Xu
[not found] ` <1521094324-23252-6-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:17 ` Christian König
2018-03-15 6:12 ` [PATCH 7/8] drm/amdgpu: program AGP aperture as frame buffer " Feifei Xu
[not found] ` <1521094324-23252-7-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:18 ` Christian König
2018-03-15 6:12 ` [PATCH 8/8] drm/amdgpu: program system bit for pte/pde " Feifei Xu
[not found] ` <1521094324-23252-8-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2018-03-15 8:19 ` Christian König
2018-03-15 8:09 ` [PATCH 1/8] drm/amdgpu: Fix hardcoded base offset of vram pages Christian König
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1521094324-23252-5-git-send-email-Feifei.Xu@amd.com \
--to=feifei.xu-5c7gfcevmho@public.gmane.org \
--cc=Hawking.Zhang-5C7GfCeVMHo@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox