From: Mauro Rossi <issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: mike-4+n8WJKc9ve9FHfhHBbuYA@public.gmane.org,
ckoenig.leichtzumerken-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
Mauro Rossi <issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
sylvain.bertrand-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
alexander.deucher-5C7GfCeVMHo@public.gmane.org,
harry.wentland-5C7GfCeVMHo@public.gmane.org
Subject: [PATCH v2 10/10] drm/amd/display: enable SI support in the Kconfig (v2)
Date: Wed, 17 Oct 2018 10:35:13 +0200 [thread overview]
Message-ID: <20181017083513.20913-11-issor.oruam@gmail.com> (raw)
In-Reply-To: <20181017083513.20913-1-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
CONFIG_DRM_AMD_DC_SI configuration option is added, default setting is disabled
(v2) Hainan is not supported, description updated accordingly
---
drivers/gpu/drm/amd/display/Kconfig | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/drivers/gpu/drm/amd/display/Kconfig b/drivers/gpu/drm/amd/display/Kconfig
index 13a6ce9c8e94..32cdb2da603e 100644
--- a/drivers/gpu/drm/amd/display/Kconfig
+++ b/drivers/gpu/drm/amd/display/Kconfig
@@ -21,6 +21,14 @@ config DRM_AMD_DC_DCN1_01
help
RV2 family for display engine
+config DRM_AMD_DC_SI
+ bool "AMD DC support for Southern Islands ASICs"
+ default n
+ help
+ Choose this option to enable new AMD DC support for SI asics
+ by default. This includes Tahiti, Pitcairn, Cape Verde, Oland.
+ Hainan is not supported by AMD DC and it has no physical DCE6.
+
config DEBUG_KERNEL_DC
bool "Enable kgdb break in DC"
depends on DRM_AMD_DC
--
2.17.1
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
prev parent reply other threads:[~2018-10-17 8:35 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-17 8:35 [PATCH v2] drm/amd/display: add SI support to AMD DC Mauro Rossi
[not found] ` <20181017083513.20913-1-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-10-17 8:35 ` [PATCH v2 01/10] drm/amd/display: add asics info for SI parts Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 02/10] drm/amd/display: dc/dce: add DCE6 support (v2) Mauro Rossi
[not found] ` <20181017083513.20913-3-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-10-17 19:47 ` Wentland, Harry
[not found] ` <a5028d9a-c12c-6856-f4ed-a602783a85a7-5C7GfCeVMHo@public.gmane.org>
2018-10-27 9:55 ` Mauro Rossi
2019-02-08 16:43 ` Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 03/10] drm/amd/display: dc/core: add DCE6 support Mauro Rossi
[not found] ` <20181017083513.20913-4-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-10-17 19:50 ` Wentland, Harry
[not found] ` <c7882ed4-9a83-8838-8966-c1f725fa4a18-5C7GfCeVMHo@public.gmane.org>
2018-10-17 19:53 ` Wentland, Harry
2018-10-17 8:35 ` [PATCH v2 04/10] drm/amd/display: dc/bios: add support for DCE6 Mauro Rossi
[not found] ` <20181017083513.20913-5-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-10-17 19:53 ` Wentland, Harry
[not found] ` <4366d902-ebd2-50ac-9f6c-ba14da12f084-5C7GfCeVMHo@public.gmane.org>
2018-10-17 20:10 ` Alex Deucher
[not found] ` <CADnq5_PeTsiUnqZ+MOA8h6_rzD+d_fn1uv+Z0sOUNXJabUnwCg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-10-17 20:16 ` Wentland, Harry
[not found] ` <ee9d5e75-798d-8277-0bda-402056706de5-5C7GfCeVMHo@public.gmane.org>
2018-10-17 20:42 ` Alex Deucher
[not found] ` <CADnq5_M0+N91dYW7v5XftPsBVxVb-t36=8x4EOrnjZDfheDiZw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-10-17 21:14 ` Wentland, Harry
2018-10-17 8:35 ` [PATCH v2 05/10] drm/amd/display: dc/gpio: " Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 06/10] drm/amd/display: dc/i2caux: " Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 07/10] drm/amd/display: dc/irq: " Mauro Rossi
[not found] ` <20181017083513.20913-8-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-10-17 20:12 ` Wentland, Harry
[not found] ` <995415f5-052a-a534-0550-b92a3bee05f6-5C7GfCeVMHo@public.gmane.org>
2019-01-02 0:12 ` [PATCH] WIP: drm/amd/display: dc/irq: use dce_6_0_{d,sh_mask}.h Mauro Rossi
[not found] ` <20190102001202.31313-1-issor.oruam-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2019-01-09 19:07 ` Mauro Rossi
[not found] ` <CAEQFVGZ=T-oE9yeC=apjBgOn1WXxFxzgSy1RVjdnwaQ7buw-Yg-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2019-01-10 1:57 ` Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 08/10] drm/amd/display: amdgpu_dm: add SI support (v2) Mauro Rossi
2018-10-17 8:35 ` [PATCH v2 09/10] drm/amdgpu: enable DC support for SI parts (v2) Mauro Rossi
2018-10-17 8:35 ` Mauro Rossi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181017083513.20913-11-issor.oruam@gmail.com \
--to=issor.oruam-re5jqeeqqe8avxtiumwx3w@public.gmane.org \
--cc=alexander.deucher-5C7GfCeVMHo@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
--cc=ckoenig.leichtzumerken-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=harry.wentland-5C7GfCeVMHo@public.gmane.org \
--cc=mike-4+n8WJKc9ve9FHfhHBbuYA@public.gmane.org \
--cc=sylvain.bertrand-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox