From: James Lin <PingLei.Lin@amd.com>
To: <amd-gfx@lists.freedesktop.org>
Cc: Harry Wentland <harry.wentland@amd.com>,
Leo Li <sunpeng.li@amd.com>,
Aurabindo Pillai <aurabindo.pillai@amd.com>,
Roman Li <roman.li@amd.com>, Wayne Lin <wayne.lin@amd.com>,
Tom Chung <chiahsuan.chung@amd.com>,
"Fangzhi Zuo" <jerry.zuo@amd.com>,
Dan Wheeler <daniel.wheeler@amd.com>, Ray Wu <Ray.Wu@amd.com>,
Ivan Lipski <ivan.lipski@amd.com>, Alex Hung <alex.hung@amd.com>,
James Lin <PingLei.Lin@amd.com>,
Chenyu Chen <Chen-Yu.Chen@amd.com>
Subject: [PATCH 00/20] DC Patches May 11 2026
Date: Wed, 6 May 2026 12:30:58 +0800 [thread overview]
Message-ID: <20260506043342.2164710-1-PingLei.Lin@amd.com> (raw)
Start from:
6ee9f5160ad6e0bf672329f7680398e718fc56f5
SWDEV-114487 - modules: [BACKPORT] drm/amd/display: Fix divide by zero in calc_psr_num_static_frames
Stopped at:
5e7f507891f430f50c71004b73c5ef4c13224f1a
SWDEV-2 - dc: Promote DC to 3.2.382
This version brings along following update:
-Revert "Enable HUBP/OPTC/DPP power gating" -Revert "Unify fast update classification paths" -enable ODM 2:1 on single eDP based on pixel clock -Enable IPS on DCN42 -Add additional IPS entry/exit for PSR/Replay -Separate ABM functions into dedicated power_abm.c file -Fix always-true lower-bound assert -Refactor dc_link_aux_transfer_raw -only call pmfw if smu present flags true -Fix multiple compiler warnings -Fix CRC open failure during active rendering -Fix white screen on boot with OLED panel -Fix refresh rate round up case
Charlene Liu (2):
drm/amd/display: only call pmfw if smu present flags true
drm/amd/display: enable ODM 2:1 on single eDP based on pixel clock
ChunTao Tso (1):
drm/amd/display: Fix refresh rate round up case
Clay King (1):
drm/amd/display: Fix warnings
Gaghik Khachatrian (5):
drm/amd/display: Fix signed/unsigned comparison mismatches
drm/amd/display: Fix compiler warnings in dml2
drm/amd/display: Fix multiple compiler warnings
drm/amd/display: always-true lower-bound assert
drm/amd/display: Fix enum decl warnings
Ivan Lipski (2):
drm/amd/display: Add additional IPS entry/exit for PSR/Replay
drm/amd/display: Enable IPS on DCN42
Leo Chen (1):
drm/amd/display: Revert "Enable HUBP/OPTC/DPP power gating"
Lohita Mudimela (1):
drm/amd/display: Separate ABM functions into dedicated power_abm.c
file
Matthew Stewart (1):
drm/amd/display: Refactor dc_link_aux_transfer_raw
Mikhail Gavrilov (1):
drm/amd/display: Wrap DCN32 phantom-plane allocation in
DC_RUN_WITH_PREEMPTION_ENABLED
Ovidiu Bunea (1):
drm/amd/display: Revert "Unify fast update classification paths"
Ray Wu (1):
drm/amd/display: Fix white screen on boot with OLED panel
Taimur Hassan (2):
drm/amd/display: [FW Promotion] Release 0.1.59.0
drm/amd/display: Promote DC to 3.2.382
Tom Chung (1):
drm/amd/display: Fix CRC open failure during active rendering
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 22 +-
.../drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c | 7 +-
.../amd/display/amdgpu_dm/amdgpu_dm_debugfs.c | 77 +
.../display/dc/clk_mgr/dce100/dce_clk_mgr.c | 6 +-
.../display/dc/clk_mgr/dce100/dce_clk_mgr.h | 2 +-
.../display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c | 8 +-
.../dc/clk_mgr/dcn30/dcn30_clk_mgr_smu_msg.c | 4 +-
.../dc/clk_mgr/dcn30/dcn30_clk_mgr_smu_msg.h | 2 +-
.../display/dc/clk_mgr/dcn32/dcn32_clk_mgr.c | 2 +-
.../dc/clk_mgr/dcn401/dcn401_clk_mgr.c | 2 +-
.../dc/clk_mgr/dcn401/dcn401_clk_mgr.h | 4 +-
.../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.c | 4 +-
.../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.h | 2 +-
.../display/dc/clk_mgr/dcn42/dcn42_clk_mgr.c | 11 +-
drivers/gpu/drm/amd/display/dc/core/dc.c | 260 +-
.../drm/amd/display/dc/core/dc_hw_sequencer.c | 12 -
.../drm/amd/display/dc/core/dc_link_exports.c | 2 +-
.../gpu/drm/amd/display/dc/core/dc_resource.c | 18 +-
.../gpu/drm/amd/display/dc/core/dc_state.c | 6 +-
.../gpu/drm/amd/display/dc/core/dc_stream.c | 4 +-
.../drm/amd/display/dc/core/dc_vm_helper.c | 4 +-
drivers/gpu/drm/amd/display/dc/dc.h | 105 +-
drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c | 3 +-
drivers/gpu/drm/amd/display/dc/dc_dsc.h | 2 +-
drivers/gpu/drm/amd/display/dc/dc_stream.h | 7 +-
drivers/gpu/drm/amd/display/dc/dc_types.h | 2 +-
drivers/gpu/drm/amd/display/dc/dce/dce_aux.c | 20 +-
drivers/gpu/drm/amd/display/dc/dce/dce_aux.h | 4 +
.../amd/display/dc/dcn21/dcn21_link_encoder.c | 2 +-
.../display/dc/dio/dcn10/dcn10_link_encoder.c | 2 +-
drivers/gpu/drm/amd/display/dc/dm_helpers.h | 1 +
.../drm/amd/display/dc/dml/dcn20/dcn20_fpu.c | 6 +-
.../dc/dml/dcn21/display_mode_vba_21.c | 36 +-
.../drm/amd/display/dc/dml/dcn30/dcn30_fpu.c | 4 +-
.../dc/dml/dcn30/display_mode_vba_30.c | 342 +--
.../amd/display/dc/dml/dcn301/dcn301_fpu.c | 2 +-
.../dc/dml/dcn31/display_mode_vba_31.c | 408 ++--
.../amd/display/dc/dml/dcn314/dcn314_fpu.c | 10 +-
.../dc/dml/dcn314/display_mode_vba_314.c | 400 +--
.../drm/amd/display/dc/dml/dcn32/dcn32_fpu.c | 15 +-
.../dc/dml/dcn32/display_mode_vba_util_32.c | 8 +-
.../dc/dml/dcn32/display_mode_vba_util_32.h | 8 +-
.../drm/amd/display/dc/dml/dcn35/dcn35_fpu.c | 10 +-
.../amd/display/dc/dml/dcn351/dcn351_fpu.c | 10 +-
.../drm/amd/display/dc/dml/display_mode_vba.h | 12 +-
.../amd/display/dc/dml2_0/display_mode_core.c | 6 +-
.../drm/amd/display/dc/dml2_0/dml2_utils.c | 2 +-
.../amd/display/dc/dpp/dcn10/dcn10_dpp_cm.c | 2 +-
.../drm/amd/display/dc/dpp/dcn30/dcn30_dpp.c | 2 +-
.../amd/display/dc/dpp/dcn30/dcn30_dpp_cm.c | 4 +-
drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c | 2 +-
.../drm/amd/display/dc/dsc/dcn20/dcn20_dsc.c | 8 +-
.../drm/amd/display/dc/dsc/dcn35/dcn35_dsc.c | 8 +-
.../amd/display/dc/dsc/dcn401/dcn401_dsc.c | 10 +-
.../amd/display/dc/hubp/dcn401/dcn401_hubp.c | 4 +-
.../amd/display/dc/hubp/dcn401/dcn401_hubp.h | 2 +-
.../amd/display/dc/hwss/dcn10/dcn10_hwseq.c | 10 +-
.../amd/display/dc/hwss/dcn30/dcn30_hwseq.c | 8 +-
.../amd/display/dc/hwss/dcn314/dcn314_hwseq.c | 2 +-
.../amd/display/dc/hwss/dcn32/dcn32_hwseq.c | 2 +-
.../amd/display/dc/hwss/dcn35/dcn35_hwseq.c | 2 +-
.../amd/display/dc/hwss/dcn401/dcn401_hwseq.c | 5 +-
drivers/gpu/drm/amd/display/dc/inc/bw_fixed.h | 2 +-
drivers/gpu/drm/amd/display/dc/inc/hw/hubp.h | 2 +-
drivers/gpu/drm/amd/display/dc/inc/hw/opp.h | 4 +-
.../amd/display/dc/inc/hw/timing_generator.h | 8 +-
.../gpu/drm/amd/display/dc/inc/link_service.h | 2 +-
.../gpu/drm/amd/display/dc/inc/reg_helper.h | 72 +-
.../drm/amd/display/dc/link/link_detection.c | 2 +-
.../drm/amd/display/dc/link/link_detection.h | 2 +-
.../amd/display/dc/link/protocols/link_ddc.c | 7 +-
.../link/protocols/link_edp_panel_control.c | 8 +-
.../drm/amd/display/dc/mpc/dcn10/dcn10_mpc.c | 2 +-
.../drm/amd/display/dc/mpc/dcn30/dcn30_mpc.c | 6 +-
.../drm/amd/display/dc/opp/dcn20/dcn20_opp.c | 2 +-
.../drm/amd/display/dc/opp/dcn20/dcn20_opp.h | 2 +-
.../amd/display/dc/optc/dcn32/dcn32_optc.c | 2 +-
.../dc/resource/dce100/dce100_resource.c | 10 +-
.../dc/resource/dce110/dce110_resource.c | 8 +-
.../dc/resource/dce112/dce112_resource.c | 4 +-
.../dc/resource/dce120/dce120_resource.c | 6 +-
.../dc/resource/dce80/dce80_resource.c | 8 +-
.../dc/resource/dcn10/dcn10_resource.c | 15 +-
.../dc/resource/dcn20/dcn20_resource.c | 60 +-
.../dc/resource/dcn21/dcn21_resource.c | 26 +-
.../dc/resource/dcn30/dcn30_resource.c | 63 +-
.../dc/resource/dcn301/dcn301_resource.c | 31 +-
.../dc/resource/dcn302/dcn302_resource.c | 22 +-
.../dc/resource/dcn303/dcn303_resource.c | 22 +-
.../dc/resource/dcn31/dcn31_resource.c | 30 +-
.../dc/resource/dcn314/dcn314_resource.c | 26 +-
.../dc/resource/dcn315/dcn315_resource.c | 37 +-
.../dc/resource/dcn316/dcn316_resource.c | 29 +-
.../dc/resource/dcn32/dcn32_resource.c | 33 +-
.../resource/dcn32/dcn32_resource_helpers.c | 6 +-
.../dc/resource/dcn321/dcn321_resource.c | 22 +-
.../dc/resource/dcn35/dcn35_resource.c | 26 +-
.../dc/resource/dcn351/dcn351_resource.c | 26 +-
.../dc/resource/dcn36/dcn36_resource.c | 26 +-
.../dc/resource/dcn401/dcn401_resource.c | 32 +-
.../dc/resource/dcn42/dcn42_resource.c | 50 +-
.../dc/resource/dcn42/dcn42_resource_fpu.c | 22 +
.../dc/resource/dcn42/dcn42_resource_fpu.h | 2 +-
.../gpu/drm/amd/display/dmub/inc/dmub_cmd.h | 32 +-
.../gpu/drm/amd/display/include/fixed31_32.h | 6 +-
.../amd/display/modules/color/color_gamma.c | 28 +-
.../drm/amd/display/modules/hdcp/hdcp_log.c | 2 +-
.../amd/display/modules/inc/mod_color_types.h | 47 +
.../amd/display/modules/inc/mod_info_packet.h | 9 +-
.../modules/inc/mod_info_packet_types.h | 37 +
.../drm/amd/display/modules/inc/mod_power.h | 25 +
.../drm/amd/display/modules/power/Makefile | 2 +-
.../gpu/drm/amd/display/modules/power/power.c | 1323 +---------
.../drm/amd/display/modules/power/power_abm.c | 2160 +++++++++++++++++
.../amd/display/modules/power/power_helpers.c | 823 +------
.../amd/display/modules/power/power_helpers.h | 1 +
116 files changed, 3922 insertions(+), 3295 deletions(-)
create mode 100644 drivers/gpu/drm/amd/display/modules/inc/mod_color_types.h
create mode 100644 drivers/gpu/drm/amd/display/modules/inc/mod_info_packet_types.h
create mode 100644 drivers/gpu/drm/amd/display/modules/power/power_abm.c
--
2.43.0
next reply other threads:[~2026-05-06 7:02 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-06 4:30 James Lin [this message]
2026-05-06 4:30 ` [PATCH 01/20] drm/amd/display: Fix refresh rate round up case James Lin
2026-05-06 4:31 ` [PATCH 02/20] drm/amd/display: Fix white screen on boot with OLED panel James Lin
2026-05-06 4:31 ` [PATCH 03/20] drm/amd/display: Fix CRC open failure during active rendering James Lin
2026-05-06 4:31 ` [PATCH 04/20] drm/amd/display: Fix signed/unsigned comparison mismatches James Lin
2026-05-06 4:31 ` [PATCH 05/20] drm/amd/display: Fix compiler warnings in dml2 James Lin
2026-05-06 4:31 ` [PATCH 06/20] drm/amd/display: Fix multiple compiler warnings James Lin
2026-05-06 4:31 ` [PATCH 07/20] drm/amd/display: Fix warnings James Lin
2026-05-06 4:31 ` [PATCH 08/20] drm/amd/display: only call pmfw if smu present flags true James Lin
2026-05-06 4:31 ` [PATCH 09/20] drm/amd/display: Refactor dc_link_aux_transfer_raw James Lin
2026-05-06 4:31 ` [PATCH 10/20] drm/amd/display: always-true lower-bound assert James Lin
2026-05-06 4:31 ` [PATCH 11/20] drm/amd/display: Separate ABM functions into dedicated power_abm.c file James Lin
2026-05-06 4:31 ` [PATCH 12/20] drm/amd/display: Add additional IPS entry/exit for PSR/Replay James Lin
2026-05-06 4:31 ` [PATCH 13/20] drm/amd/display: Enable IPS on DCN42 James Lin
2026-05-06 4:31 ` [PATCH 14/20] drm/amd/display: Fix enum decl warnings James Lin
2026-05-06 4:31 ` [PATCH 15/20] drm/amd/display: enable ODM 2:1 on single eDP based on pixel clock James Lin
2026-05-06 4:31 ` [PATCH 16/20] drm/amd/display: Revert "Unify fast update classification paths" James Lin
2026-05-06 4:31 ` [PATCH 17/20] drm/amd/display: Revert "Enable HUBP/OPTC/DPP power gating" James Lin
2026-05-06 4:31 ` [PATCH 18/20] drm/amd/display: Wrap DCN32 phantom-plane allocation in DC_RUN_WITH_PREEMPTION_ENABLED James Lin
2026-05-06 4:31 ` [PATCH 19/20] drm/amd/display: [FW Promotion] Release 0.1.59.0 James Lin
2026-05-06 4:31 ` [PATCH 20/20] drm/amd/display: Promote DC to 3.2.382 James Lin
2026-05-11 13:05 ` [PATCH 00/20] DC Patches May 11 2026 Wheeler, Daniel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260506043342.2164710-1-PingLei.Lin@amd.com \
--to=pinglei.lin@amd.com \
--cc=Chen-Yu.Chen@amd.com \
--cc=Ray.Wu@amd.com \
--cc=alex.hung@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=aurabindo.pillai@amd.com \
--cc=chiahsuan.chung@amd.com \
--cc=daniel.wheeler@amd.com \
--cc=harry.wentland@amd.com \
--cc=ivan.lipski@amd.com \
--cc=jerry.zuo@amd.com \
--cc=roman.li@amd.com \
--cc=sunpeng.li@amd.com \
--cc=wayne.lin@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox