From: Harry Wentland <harry.wentland@amd.com>
To: Leo Li <sunpeng.li@amd.com>, Alex Hung <alex.hung@amd.com>,
dri-devel@lists.freedesktop.org, amd-gfx@lists.freedesktop.org
Cc: wayland-devel@lists.freedesktop.org
Subject: Re: [V7 34/45] drm/amd/display: add shaper and blend colorops for 1D Curve Custom LUT
Date: Fri, 21 Feb 2025 11:28:22 -0500 [thread overview]
Message-ID: <2409f2a7-3782-48cd-854f-d3dee705646c@amd.com> (raw)
In-Reply-To: <cd17946d-f576-45fb-afd7-59cfd29cb6f6@amd.com>
On 2025-02-12 18:44, Leo Li wrote:
>
>
> On 2024-12-19 23:33, Alex Hung wrote:
>> This patch adds colorops for custom 1D LUTs in the SHAPER and
>> BLND HW blocks.
>>
>> With this change the following IGT tests pass:
>> kms_colorop --run plane-XR30-XR30-srgb_inv_eotf_lut
>> kms_colorop --run plane-XR30-XR30-srgb_inv_eotf_lut-srgb_eotf_lut
>>
>> The color pipeline now consists of the following colorops:
>> 1. 1D curve colorop
>> 2. 1D curve colorop
>> 3. 1D LUT
>> 4. 1D curve colorop
>> 5. 1D LUT
>>
>> The 1D curve colorops support sRGB, BT2020, and PQ scaled to 125.0.
>>
>> Signed-off-by: Alex Hung <alex.hung@amd.com>
>> Signed-off-by: Harry Wentland <harry.wentland@amd.com>
>> ---
>> v7:
>> - Initialize uint32_t blend_size = 0 by default (kernel test robot)
>> - Modify state->size to colorop->lut_size
>>
>> .../amd/display/amdgpu_dm/amdgpu_dm_color.c | 166 ++++++++++--------
>> .../amd/display/amdgpu_dm/amdgpu_dm_colorop.c | 32 ++++
>> 2 files changed, 120 insertions(+), 78 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
>> index 1765402bc122..0bea52eede39 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_color.c
>> @@ -1211,38 +1211,6 @@ __set_dm_plane_colorop_degamma(struct drm_plane_state *plane_state,
>> return __set_colorop_in_tf_1d_curve(dc_plane_state, colorop_state);
>> }
>> -static int
>> -__set_colorop_in_shaper_1d_curve(struct dc_plane_state *dc_plane_state,
>> - struct drm_colorop_state *colorop_state)
>> -{
>> - struct dc_transfer_func *tf = &dc_plane_state->in_shaper_func;
>> - struct drm_colorop *colorop = colorop_state->colorop;
>> - struct drm_device *drm = colorop->dev;
>> -
>> - if (colorop->type != DRM_COLOROP_1D_CURVE)
>> - return -EINVAL;
>> -
>> - if (!(BIT(colorop_state->curve_1d_type) & amdgpu_dm_supported_shaper_tfs))
>> - return -EINVAL;
>> -
>> - if (colorop_state->bypass) {
>> - tf->type = TF_TYPE_BYPASS;
>> - tf->tf = TRANSFER_FUNCTION_LINEAR;
>> - return 0;
>> - }
>> -
>> - drm_dbg(drm, "Shaper colorop with ID: %d\n", colorop->base.id);
>> -
>> - if (colorop->type == DRM_COLOROP_1D_CURVE) {
>> - tf->type = TF_TYPE_DISTRIBUTED_POINTS;
>> - tf->tf = amdgpu_colorop_tf_to_dc_tf(colorop_state->curve_1d_type);
>> - tf->sdr_ref_white_level = SDR_WHITE_LEVEL_INIT_VALUE;
>> - return __set_output_tf(tf, 0, 0, false);
>> - }
>> -
>> - return -EINVAL;
>> -}
>> -
>> static int
>> __set_dm_plane_colorop_shaper(struct drm_plane_state *plane_state,
>> struct dc_plane_state *dc_plane_state,
>> @@ -1251,64 +1219,61 @@ __set_dm_plane_colorop_shaper(struct drm_plane_state *plane_state,
>> struct drm_colorop *old_colorop;
>> struct drm_colorop_state *colorop_state = NULL, *new_colorop_state;
>> struct drm_atomic_state *state = plane_state->state;
>> + enum dc_transfer_func_predefined default_tf = TRANSFER_FUNCTION_LINEAR;
>> + struct dc_transfer_func *tf = &dc_plane_state->in_shaper_func;
>> + const struct drm_color_lut *shaper_lut;
>> + struct drm_device *dev = colorop->dev;
>> + uint32_t shaper_size;
>> int i = 0;
>> + /* 1D Curve - SHAPER TF */
>> old_colorop = colorop;
>> -
>> - /* 2nd op: 1d curve - shaper */
>> for_each_new_colorop_in_state(state, colorop, new_colorop_state, i) {
>> if (new_colorop_state->colorop == old_colorop &&
>> (BIT(new_colorop_state->curve_1d_type) & amdgpu_dm_supported_shaper_tfs)) {
>> colorop_state = new_colorop_state;
>> break;
>> }
>> -
>> - if (new_colorop_state->colorop == old_colorop) {
>> - colorop_state = new_colorop_state;
>> - break;
>> - }
>> }
>> - if (!colorop_state)
>> - return -EINVAL;
>> -
>> - return __set_colorop_in_shaper_1d_curve(dc_plane_state, colorop_state);
>> -}
>> -
>> -
>> -static int
>> -__set_colorop_1d_curve_blend_tf_lut(struct dc_plane_state *dc_plane_state,
>> - struct drm_colorop_state *colorop_state)
>> -{
>> -
>> - struct dc_transfer_func *tf = &dc_plane_state->blend_tf;
>> - struct drm_colorop *colorop = colorop_state->colorop;
>> - struct drm_device *drm = colorop->dev;
>> - const struct drm_color_lut *blend_lut;
>> - uint32_t blend_size = 0;
>> -
>> - if (colorop->type != DRM_COLOROP_1D_CURVE)
>> - return -EINVAL;
>> + if (colorop_state && !colorop_state->bypass && colorop->type == DRM_COLOROP_1D_CURVE) {
>> + drm_dbg(dev, "Shaper TF colorop with ID: %d\n", colorop->base.id);
>> + tf->type = TF_TYPE_DISTRIBUTED_POINTS;
>> + tf->tf = default_tf = amdgpu_colorop_tf_to_dc_tf(colorop_state->curve_1d_type);
>> + tf->sdr_ref_white_level = SDR_WHITE_LEVEL_INIT_VALUE;
>> + __set_output_tf(tf, 0, 0, false);
>> + }
>
> __set_output_tf() could fail silently -- would that be problematic?
>
> Looks like this question applies to similar changes below.
>
>> - if (!(BIT(colorop_state->curve_1d_type) & amdgpu_dm_supported_blnd_tfs))
>> + /* 1D LUT - SHAPER LUT */
>> + colorop = old_colorop->next;
>> + if (!colorop) {
>> + drm_dbg(dev, "no Shaper LUT colorop found\n");
>> return -EINVAL;
>> -
>> - if (colorop_state->bypass) {
>> - tf->type = TF_TYPE_BYPASS;
>> - tf->tf = TRANSFER_FUNCTION_LINEAR;
>> - return 0;
>> }
>> - drm_dbg(drm, "Blend colorop with ID: %d\n", colorop->base.id);
>> + old_colorop = colorop;
>> + for_each_new_colorop_in_state(state, colorop, new_colorop_state, i) {
>> + if (new_colorop_state->colorop == old_colorop &&
>> + new_colorop_state->colorop->type == DRM_COLOROP_1D_LUT) {
>> + colorop_state = new_colorop_state;
>> + break;
>> + }
>> + }
>> - if (colorop->type == DRM_COLOROP_1D_CURVE) {
>> + if (colorop_state && !colorop_state->bypass && colorop->type == DRM_COLOROP_1D_LUT) {
>> + drm_dbg(dev, "Shaper LUT colorop with ID: %d\n", colorop->base.id);
>> tf->type = TF_TYPE_DISTRIBUTED_POINTS;
>> - tf->tf = amdgpu_colorop_tf_to_dc_tf(colorop_state->curve_1d_type);
>> + tf->tf = default_tf;
>
> Not sure if IIUC --the shaper in HW can either be a custom 1D LUT, or a
> predefined 1D CURVE, but cannot be both enabled at the same time, right?
>
HW has only a custom LUT but the color module combines the pre-defined
transfer function with a custom LUT. That's why we're exposing
a pre-defined TF, followed by a custom LUT.
If we could only support one or the other we would need to expose
multiple color pipelines, ones with TFs, and ones with LUTs.
Harry
> If so, what would be the expected outcome if both LUT and CURVE colorops are not in bypass? It looks from the code that we'd prefer the LUT.
>
> Likewise, this question applies to similar changes below.
>
> - Leo
>
>> tf->sdr_ref_white_level = SDR_WHITE_LEVEL_INIT_VALUE;
>> - return __set_input_tf(NULL, tf, blend_lut, blend_size);
>> + shaper_lut = __extract_blob_lut(colorop_state->data, &shaper_size);
>> + shaper_size = shaper_lut != NULL ? shaper_size : 0;
>> +
>> + /* Custom LUT size must be the same as supported size */
>> + if (shaper_size == colorop->lut_size)
>> + __set_output_tf(tf, shaper_lut, shaper_size, false);
>> }
>> - return -EINVAL;
>> + return 0;
>> }
>> static int
>> @@ -1319,28 +1284,63 @@ __set_dm_plane_colorop_blend(struct drm_plane_state *plane_state,
>> struct drm_colorop *old_colorop;
>> struct drm_colorop_state *colorop_state = NULL, *new_colorop_state;
>> struct drm_atomic_state *state = plane_state->state;
>> + enum dc_transfer_func_predefined default_tf = TRANSFER_FUNCTION_LINEAR;
>> + struct dc_transfer_func *tf = &dc_plane_state->blend_tf;
>> + const struct drm_color_lut *blend_lut;
>> + struct drm_device *dev = colorop->dev;
>> + uint32_t blend_size;
>> int i = 0;
>> + /* 1D Curve - BLND TF */
>> old_colorop = colorop;
>> -
>> - /* 3nd op: 1d curve - blend */
>> for_each_new_colorop_in_state(state, colorop, new_colorop_state, i) {
>> if (new_colorop_state->colorop == old_colorop &&
>> (BIT(new_colorop_state->curve_1d_type) & amdgpu_dm_supported_blnd_tfs)) {
>> colorop_state = new_colorop_state;
>> break;
>> }
>> + }
>> +
>> + if (colorop_state && !colorop_state->bypass && colorop->type == DRM_COLOROP_1D_CURVE &&
>> + (BIT(colorop_state->curve_1d_type) & amdgpu_dm_supported_blnd_tfs)) {
>> + drm_dbg(dev, "Blend TF colorop with ID: %d\n", colorop->base.id);
>> + tf->type = TF_TYPE_DISTRIBUTED_POINTS;
>> + tf->tf = default_tf = amdgpu_colorop_tf_to_dc_tf(colorop_state->curve_1d_type);
>> + tf->sdr_ref_white_level = SDR_WHITE_LEVEL_INIT_VALUE;
>> + __set_input_tf(NULL, tf, blend_lut, blend_size);
>> + }
>> - if (new_colorop_state->colorop == old_colorop) {
>> + /* 1D Curve - BLND LUT */
>> + colorop = old_colorop->next;
>> + if (!colorop) {
>> + drm_dbg(dev, "no Blend LUT colorop found\n");
>> + return -EINVAL;
>> + }
>> +
>> + old_colorop = colorop;
>> + for_each_new_colorop_in_state(state, colorop, new_colorop_state, i) {
>> + if (new_colorop_state->colorop == old_colorop &&
>> + new_colorop_state->colorop->type == DRM_COLOROP_1D_LUT) {
>> colorop_state = new_colorop_state;
>> break;
>> }
>> }
>> - if (!colorop_state)
>> - return -EINVAL;
>> + if (colorop_state && !colorop_state->bypass && colorop->type == DRM_COLOROP_1D_LUT &&
>> + (BIT(colorop_state->curve_1d_type) & amdgpu_dm_supported_blnd_tfs)) {
>> + drm_dbg(dev, "Blend LUT colorop with ID: %d\n", colorop->base.id);
>> + tf->type = TF_TYPE_DISTRIBUTED_POINTS;
>> + tf->tf = default_tf;
>> + tf->sdr_ref_white_level = SDR_WHITE_LEVEL_INIT_VALUE;
>> + blend_lut = __extract_blob_lut(colorop_state->data, &blend_size);
>> + blend_size = blend_lut != NULL ? blend_size : 0;
>> +
>> + /* Custom LUT size must be the same as supported size */
>> + if (blend_size == colorop->lut_size)
>> + __set_input_tf(NULL, tf, blend_lut, blend_size);
>> + }
>> - return __set_colorop_1d_curve_blend_tf_lut(dc_plane_state, colorop_state);
>> + return 0;
>> }
>> static int
>> @@ -1409,7 +1409,7 @@ amdgpu_dm_plane_set_colorop_properties(struct drm_plane_state *plane_state,
>> if (ret)
>> return ret;
>> - /* 1D Curve - SHAPER TF */
>> + /* 1D Curve & LUT - SHAPER TF & LUT */
>> colorop = colorop->next;
>> if (!colorop) {
>> drm_dbg(dev, "no Shaper TF colorop found\n");
>> @@ -1420,7 +1420,12 @@ amdgpu_dm_plane_set_colorop_properties(struct drm_plane_state *plane_state,
>> if (ret)
>> return ret;
>> - /* 1D Curve - BLND TF */
>> + /* Shaper LUT colorop is already handled, just skip here */
>> + colorop = colorop->next;
>> + if (!colorop)
>> + return -EINVAL;
>> +
>> + /* 1D Curve & LUT - BLND TF & LUT */
>> colorop = colorop->next;
>> if (!colorop) {
>> drm_dbg(dev, "no Blend TF colorop found\n");
>> @@ -1431,6 +1436,11 @@ amdgpu_dm_plane_set_colorop_properties(struct drm_plane_state *plane_state,
>> if (ret)
>> return ret;
>> + /* BLND LUT colorop is already handled, just skip here */
>> + colorop = colorop->next;
>> + if (!colorop)
>> + return -EINVAL;
>> +
>> return 0;
>> }
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_colorop.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_colorop.c
>> index ff5828a1e8cd..8a5e15083f11 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_colorop.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_colorop.c
>> @@ -29,6 +29,7 @@
>> #include <drm/drm_property.h>
>> #include <drm/drm_colorop.h>
>> +#include "amdgpu.h"
>> #include "amdgpu_dm_colorop.h"
>> const u64 amdgpu_dm_supported_degam_tfs =
>> @@ -90,6 +91,22 @@ int amdgpu_dm_initialize_default_pipeline(struct drm_plane *plane, struct drm_pr
>> i++;
>> + /* 1D LUT - SHAPER LUT */
>> + ops[i] = kzalloc(sizeof(struct drm_colorop), GFP_KERNEL);
>> + if (!ops[i]) {
>> + DRM_ERROR("KMS: Failed to allocate colorop\n");
>> + ret = -ENOMEM;
>> + goto cleanup;
>> + }
>> +
>> + ret = drm_colorop_curve_1d_lut_init(dev, ops[i], plane, MAX_COLOR_LUT_ENTRIES);
>> + if (ret)
>> + goto cleanup;
>> +
>> + drm_colorop_set_next_property(ops[i-1], ops[i]);
>> +
>> + i++;
>> +
>> /* 1D curve - BLND TF */
>> ops[i] = kzalloc(sizeof(struct drm_colorop), GFP_KERNEL);
>> if (!ops[i]) {
>> @@ -104,6 +121,21 @@ int amdgpu_dm_initialize_default_pipeline(struct drm_plane *plane, struct drm_pr
>> drm_colorop_set_next_property(ops[i-1], ops[i]);
>> + i++;
>> +
>> + /* 1D LUT - BLND LUT */
>> + ops[i] = kzalloc(sizeof(struct drm_colorop), GFP_KERNEL);
>> + if (!ops[i]) {
>> + DRM_ERROR("KMS: Failed to allocate colorop\n");
>> + ret = -ENOMEM;
>> + goto cleanup;
>> + }
>> +
>> + ret = drm_colorop_curve_1d_lut_init(dev, ops[i], plane, MAX_COLOR_LUT_ENTRIES);
>> + if (ret)
>> + goto cleanup;
>> +
>> + drm_colorop_set_next_property(ops[i-1], ops[i]);
>> return 0;
>> cleanup:
>
next prev parent reply other threads:[~2025-02-21 16:28 UTC|newest]
Thread overview: 127+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-12-20 4:33 [V7 00/45] Color Pipeline API w/ VKMS Alex Hung
2024-12-20 4:33 ` [V7 01/45] drm: Add helper for conversion from signed-magnitude Alex Hung
2025-02-24 16:07 ` Louis Chauvet
2025-02-24 18:50 ` Alex Hung
2025-02-25 9:35 ` Louis Chauvet
2024-12-20 4:33 ` [V7 02/45] drm/vkms: Round fixp2int conversion in lerp_u16 Alex Hung
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 9:37 ` Louis Chauvet
2025-02-25 11:28 ` Simon Ser
2025-02-25 14:05 ` Louis Chauvet
2025-02-25 14:43 ` Harry Wentland
2025-02-25 14:45 ` Simon Ser
2025-02-25 16:00 ` Louis Chauvet
2024-12-20 4:33 ` [V7 03/45] drm/vkms: Add kunit tests for VKMS LUT handling Alex Hung
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 9:51 ` Louis Chauvet
2025-02-25 14:45 ` Harry Wentland
2024-12-20 4:33 ` [V7 04/45] drm/doc/rfc: Describe why prescriptive color pipeline is needed Alex Hung
2024-12-20 4:33 ` [V7 05/45] drm/colorop: Introduce new drm_colorop mode object Alex Hung
2025-01-13 8:04 ` Simon Ser
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 10:05 ` Louis Chauvet
2025-02-28 15:55 ` Harry Wentland
2024-12-20 4:33 ` [V7 06/45] drm/colorop: Add TYPE property Alex Hung
2025-01-13 8:05 ` Simon Ser
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 10:07 ` Louis Chauvet
2024-12-20 4:33 ` [V7 07/45] drm/colorop: Add 1D Curve subtype Alex Hung
2025-01-13 8:07 ` Simon Ser
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 10:13 ` Louis Chauvet
2025-02-28 1:07 ` Alex Hung
2025-02-28 9:24 ` Louis Chauvet
2024-12-20 4:33 ` [V7 08/45] Documentation/gpu: document drm_colorop Alex Hung
2025-01-13 8:18 ` Simon Ser
2025-02-10 22:03 ` Harry Wentland
2025-02-15 14:40 ` Simon Ser
2025-02-21 16:18 ` Harry Wentland
2025-02-21 16:42 ` Simon Ser
2025-02-21 18:41 ` Harry Wentland
2025-02-21 18:48 ` Simon Ser
2024-12-20 4:33 ` [V7 09/45] drm/colorop: Add BYPASS property Alex Hung
2025-01-13 17:49 ` Simon Ser
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 10:15 ` Louis Chauvet
2024-12-20 4:33 ` [V7 10/45] drm/colorop: Add NEXT property Alex Hung
2025-01-13 17:54 ` Simon Ser
2025-02-24 16:07 ` Louis Chauvet
2025-02-25 10:21 ` Louis Chauvet
2024-12-20 4:33 ` [V7 11/45] drm/colorop: Add atomic state print for drm_colorop Alex Hung
2025-01-13 17:55 ` Simon Ser
2024-12-20 4:33 ` [V7 12/45] drm/plane: Add COLOR PIPELINE property Alex Hung
2025-01-13 18:08 ` Simon Ser
2024-12-20 4:33 ` [V7 13/45] drm/colorop: Introduce DRM_CLIENT_CAP_PLANE_COLOR_PIPELINE Alex Hung
2025-01-13 18:23 ` Simon Ser
2025-01-22 19:48 ` Harry Wentland
2025-01-22 20:05 ` Simon Ser
2024-12-20 4:33 ` [V7 14/45] drm/vkms: Add enumerated 1D curve colorop Alex Hung
2025-02-25 11:18 ` Louis Chauvet
2025-03-10 19:43 ` Harry Wentland
2024-12-20 4:33 ` [V7 15/45] drm/vkms: Add kunit tests for linear and sRGB LUTs Alex Hung
2025-02-25 11:19 ` Louis Chauvet
2025-03-10 15:09 ` Harry Wentland
2024-12-20 4:33 ` [V7 16/45] drm/colorop: Add 3x4 CTM type Alex Hung
2025-01-13 18:19 ` Simon Ser
2025-02-25 11:20 ` Louis Chauvet
2024-12-20 4:33 ` [V7 17/45] drm/vkms: Use s32 for internal color pipeline precision Alex Hung
2024-12-20 4:33 ` [V7 18/45] drm/vkms: add 3x4 matrix in color pipeline Alex Hung
2025-02-25 11:21 ` Louis Chauvet
2024-12-20 4:33 ` [V7 19/45] drm/tests: Add a few tests around drm_fixed.h Alex Hung
2024-12-20 4:33 ` [V7 20/45] drm/vkms: Add tests for CTM handling Alex Hung
2024-12-20 4:33 ` [V7 21/45] drm/colorop: pass plane_color_pipeline client cap to atomic check Alex Hung
2024-12-20 4:33 ` [V7 22/45] drm/colorop: define a new macro for_each_new_colorop_in_state Alex Hung
2025-01-15 7:48 ` Simon Ser
2024-12-20 4:33 ` [V7 23/45] drm/amd/display: Ignore deprecated props when plane_color_pipeline set Alex Hung
2025-01-15 7:56 ` Simon Ser
2025-01-22 21:05 ` Harry Wentland
2025-01-23 20:29 ` Simon Ser
2024-12-20 4:33 ` [V7 24/45] drm/amd/display: Add bypass COLOR PIPELINE Alex Hung
2024-12-20 4:33 ` [V7 25/45] drm/amd/display: Skip color pipeline initialization for cursor plane Alex Hung
2024-12-20 4:33 ` [V7 26/45] drm/amd/display: Add support for sRGB EOTF in DEGAM block Alex Hung
2025-02-13 15:35 ` Leo Li
2024-12-20 4:33 ` [V7 27/45] drm/amd/display: Add support for sRGB Inverse EOTF in SHAPER block Alex Hung
2024-12-20 4:33 ` [V7 28/45] drm/amd/display: Add support for sRGB EOTF in BLND block Alex Hung
2024-12-20 4:33 ` [V7 29/45] drm/colorop: Add PQ 125 EOTF and its inverse Alex Hung
2025-01-15 8:00 ` Simon Ser
2025-01-23 20:06 ` Harry Wentland
2025-01-23 20:33 ` Simon Ser
2025-01-17 9:04 ` Pekka Paalanen
2025-01-23 20:09 ` Harry Wentland
2024-12-20 4:33 ` [V7 30/45] drm/amd/display: Enable support for PQ 125 EOTF and Inverse Alex Hung
2024-12-20 4:33 ` [V7 31/45] drm/colorop: add BT2020/BT709 OETF and Inverse OETF Alex Hung
2025-01-15 8:04 ` Simon Ser
2025-01-23 20:13 ` Harry Wentland
2025-01-16 8:56 ` Pekka Paalanen
2025-01-17 9:06 ` Pekka Paalanen
2025-01-23 20:16 ` Harry Wentland
2025-01-27 12:05 ` Pekka Paalanen
2024-12-20 4:33 ` [V7 32/45] drm/amd/display: Add support for BT.709 and BT.2020 TFs Alex Hung
2025-02-12 23:03 ` Leo Li
2024-12-20 4:33 ` [V7 33/45] drm/colorop: Add 1D Curve Custom LUT type Alex Hung
2025-01-15 8:14 ` Simon Ser
2025-01-16 23:33 ` Alex Hung
2025-01-18 13:54 ` Simon Ser
2025-01-15 15:48 ` Simon Ser
2024-12-20 4:33 ` [V7 34/45] drm/amd/display: add shaper and blend colorops for 1D Curve Custom LUT Alex Hung
2025-02-12 23:44 ` Leo Li
2025-02-21 16:28 ` Harry Wentland [this message]
2024-12-20 4:33 ` [V7 35/45] drm/amd/display: add 3x4 matrix colorop Alex Hung
2025-02-13 17:16 ` Leo Li
2024-12-20 4:33 ` [V7 36/45] drm/colorop: Add mutliplier type Alex Hung
2025-01-15 15:54 ` Simon Ser
2024-12-20 4:33 ` [V7 37/45] drm/amd/display: add multiplier colorop Alex Hung
2024-12-20 4:33 ` [V7 38/45] drm/amd/display: Swap matrix and multiplier Alex Hung
2024-12-20 4:33 ` [V7 39/45] drm/colorop: Define LUT_1D interpolation Alex Hung
2025-01-20 7:48 ` Simon Ser
2024-12-20 4:33 ` [V7 40/45] drm/colorop: allow non-bypass colorops Alex Hung
2024-12-20 4:33 ` [V7 41/45] drm/colorop: Add 3D LUT supports to color pipeline Alex Hung
2025-01-20 21:16 ` Simon Ser
2024-12-20 4:33 ` [V7 42/45] drm/amd/display: add 3D LUT colorop Alex Hung
2025-02-13 18:21 ` Leo Li
2025-02-21 21:05 ` Harry Wentland
2024-12-20 4:33 ` [V7 43/45] drm/amd/display: Add AMD color pipeline doc Alex Hung
2025-01-17 9:19 ` Pekka Paalanen
2025-01-23 20:52 ` Harry Wentland
2024-12-20 4:33 ` [V7 44/45] drm/colorop: Add kernel doc for data blob Alex Hung
2024-12-20 4:33 ` [V7 45/45] drm/colorop: Add destroy functions for color pipeline Alex Hung
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2409f2a7-3782-48cd-854f-d3dee705646c@amd.com \
--to=harry.wentland@amd.com \
--cc=alex.hung@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=sunpeng.li@amd.com \
--cc=wayland-devel@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox