* [PATCH v3] drm/amdgpu: use IRQ-safe xarray API for PASID management
@ 2026-04-01 11:25 Mikhail Gavrilov
2026-04-01 11:27 ` Christian König
0 siblings, 1 reply; 2+ messages in thread
From: Mikhail Gavrilov @ 2026-04-01 11:25 UTC (permalink / raw)
To: Alex Deucher, Christian König
Cc: lijo.lazar, Eric Huang, David Airlie, Simona Vetter, amd-gfx,
dri-devel, Mikhail Gavrilov
xa_alloc_cyclic() and xa_erase() use plain xa_lock()/xa_unlock()
regardless of XA_FLAGS_LOCK_IRQ — the flag only affects lockdep
annotations, not runtime locking.
Switch amdgpu_pasid_alloc() to xa_alloc_cyclic_irq() which uses
xa_lock_irq/xa_unlock_irq internally.
For amdgpu_pasid_free(), use explicit xa_lock_irqsave/__xa_erase/
xa_unlock_irqrestore since this function can be called from hardirq
context via amdgpu_pasid_free_cb, where xa_erase_irq()'s
xa_lock_irq/xa_unlock_irq would prematurely re-enable interrupts.
Fixes: a3c0ee978e16 ("drm/amdgpu: replace PASID IDR with XArray")
Signed-off-by: Mikhail Gavrilov <mikhail.v.gavrilov@gmail.com>
---
v3: Shortened comment per Christian König.
v2: Use xa_lock_irqsave/__xa_erase/xa_unlock_irqrestore for
amdgpu_pasid_free() instead of xa_erase_irq(). (Christian König)
https://lore.kernel.org/all/20260401104859.36990-1-mikhail.v.gavrilov@gmail.com/
v1: https://lore.kernel.org/all/20260401073632.101796-1-mikhail.v.gavrilov@gmail.com/
drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c | 10 ++++++++--
1 file changed, 8 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
index a6ac3b4ce0df..a1f72f5d31d6 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
@@ -68,7 +68,7 @@ int amdgpu_pasid_alloc(unsigned int bits)
if (bits == 0)
return -EINVAL;
- r = xa_alloc_cyclic(&amdgpu_pasid_xa, &pasid, xa_mk_value(0),
+ r = xa_alloc_cyclic_irq(&amdgpu_pasid_xa, &pasid, xa_mk_value(0),
XA_LIMIT(1, (1U << bits) - 1),
&amdgpu_pasid_xa_next, GFP_KERNEL);
if (r < 0)
@@ -84,8 +84,14 @@ int amdgpu_pasid_alloc(unsigned int bits)
*/
void amdgpu_pasid_free(u32 pasid)
{
+ unsigned long flags;
+
trace_amdgpu_pasid_freed(pasid);
- xa_erase(&amdgpu_pasid_xa, pasid);
+
+ /* Called from IRQ via amdgpu_pasid_free_cb, needs irqsave */
+ xa_lock_irqsave(&amdgpu_pasid_xa, flags);
+ __xa_erase(&amdgpu_pasid_xa, pasid);
+ xa_unlock_irqrestore(&amdgpu_pasid_xa, flags);
}
static void amdgpu_pasid_free_cb(struct dma_fence *fence,
--
2.53.0
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH v3] drm/amdgpu: use IRQ-safe xarray API for PASID management
2026-04-01 11:25 [PATCH v3] drm/amdgpu: use IRQ-safe xarray API for PASID management Mikhail Gavrilov
@ 2026-04-01 11:27 ` Christian König
0 siblings, 0 replies; 2+ messages in thread
From: Christian König @ 2026-04-01 11:27 UTC (permalink / raw)
To: Mikhail Gavrilov, Alex Deucher
Cc: lijo.lazar, Eric Huang, David Airlie, Simona Vetter, amd-gfx,
dri-devel
On 4/1/26 13:25, Mikhail Gavrilov wrote:
> xa_alloc_cyclic() and xa_erase() use plain xa_lock()/xa_unlock()
> regardless of XA_FLAGS_LOCK_IRQ — the flag only affects lockdep
> annotations, not runtime locking.
>
> Switch amdgpu_pasid_alloc() to xa_alloc_cyclic_irq() which uses
> xa_lock_irq/xa_unlock_irq internally.
>
> For amdgpu_pasid_free(), use explicit xa_lock_irqsave/__xa_erase/
> xa_unlock_irqrestore since this function can be called from hardirq
> context via amdgpu_pasid_free_cb, where xa_erase_irq()'s
> xa_lock_irq/xa_unlock_irq would prematurely re-enable interrupts.
>
> Fixes: a3c0ee978e16 ("drm/amdgpu: replace PASID IDR with XArray")
> Signed-off-by: Mikhail Gavrilov <mikhail.v.gavrilov@gmail.com>
> ---
>
> v3: Shortened comment per Christian König.
> v2: Use xa_lock_irqsave/__xa_erase/xa_unlock_irqrestore for
> amdgpu_pasid_free() instead of xa_erase_irq(). (Christian König)
> https://lore.kernel.org/all/20260401104859.36990-1-mikhail.v.gavrilov@gmail.com/
> v1: https://lore.kernel.org/all/20260401073632.101796-1-mikhail.v.gavrilov@gmail.com/
>
> drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c | 10 ++++++++--
> 1 file changed, 8 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
> index a6ac3b4ce0df..a1f72f5d31d6 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ids.c
> @@ -68,7 +68,7 @@ int amdgpu_pasid_alloc(unsigned int bits)
> if (bits == 0)
> return -EINVAL;
>
> - r = xa_alloc_cyclic(&amdgpu_pasid_xa, &pasid, xa_mk_value(0),
> + r = xa_alloc_cyclic_irq(&amdgpu_pasid_xa, &pasid, xa_mk_value(0),
> XA_LIMIT(1, (1U << bits) - 1),
> &amdgpu_pasid_xa_next, GFP_KERNEL);
> if (r < 0)
> @@ -84,8 +84,14 @@ int amdgpu_pasid_alloc(unsigned int bits)
> */
> void amdgpu_pasid_free(u32 pasid)
> {
> + unsigned long flags;
> +
> trace_amdgpu_pasid_freed(pasid);
> - xa_erase(&amdgpu_pasid_xa, pasid);
> +
> + /* Called from IRQ via amdgpu_pasid_free_cb, needs irqsave */
That should probably be in the kerneldoc for the whole function. Something like "Called in IRQ context" should be sufficient.
With that done Reviewed-by: Christian König <christian.koenig@amd.com>
Regards,
Christian.
> + xa_lock_irqsave(&amdgpu_pasid_xa, flags);
> + __xa_erase(&amdgpu_pasid_xa, pasid);
> + xa_unlock_irqrestore(&amdgpu_pasid_xa, flags);
> }
>
> static void amdgpu_pasid_free_cb(struct dma_fence *fence,
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2026-04-01 11:28 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2026-04-01 11:25 [PATCH v3] drm/amdgpu: use IRQ-safe xarray API for PASID management Mikhail Gavrilov
2026-04-01 11:27 ` Christian König
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox