* [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture
@ 2023-09-24 8:46 Yu Chien Peter Lin
2023-09-30 16:29 ` Peter Korsgaard
2023-10-13 6:08 ` Peter Korsgaard
0 siblings, 2 replies; 3+ messages in thread
From: Yu Chien Peter Lin @ 2023-09-24 8:46 UTC (permalink / raw)
To: buildroot; +Cc: Julien Olivain, Yu Chien Peter Lin
OpenBLAS RISC-V 64bit support was added in [1] and was renamed to
"RISCV64_GENERIC" in [2]. Those commits were first included in
OpenBLAS release v0.3.13. This support can now be enabled. With this
commit, we can install the library and packages such as GNU Octave on
RISC-V platforms.
This patch also adjusts the alignment for adding "RISCV64_GENERIC"
in Config.in.
[1] https://github.com/OpenMathLib/OpenBLAS/commit/c167a3d6f41ed2f5680c2a72846b4c9b5d416543
[2] https://github.com/OpenMathLib/OpenBLAS/commit/265ab484c89d10dfff2d5df678221918d7a880e3
Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Julien Olivain <ju.o@free.fr>
Tested-by: Julien Olivain <ju.o@free.fr>
---
package/openblas/Config.in | 73 +++++++++++++++++++-------------------
1 file changed, 37 insertions(+), 36 deletions(-)
diff --git a/package/openblas/Config.in b/package/openblas/Config.in
index 58976e657a..26a76d29fb 100644
--- a/package/openblas/Config.in
+++ b/package/openblas/Config.in
@@ -1,55 +1,56 @@
config BR2_PACKAGE_OPENBLAS_DEFAULT_TARGET
string
- default "P2" if BR2_x86_pentium2
- default "KATMAI" if BR2_x86_pentium3
- default "NORTHWOOD" if BR2_x86_pentium4
- default "PRESCOTT" if BR2_x86_prescott || BR2_x86_nocona
- default "BANIAS" if BR2_x86_pentium_m
- default "CORE2" if BR2_x86_core2
- default "NEHALEM" if BR2_x86_corei7 || BR2_x86_silvermont || BR2_x86_westmere
- default "SANDYBRIDGE" if BR2_x86_corei7_avx
- default "HASWELL" if BR2_x86_core_avx2
- default "ATOM" if BR2_x86_atom
- default "ATHLON" if BR2_x86_athlon || BR2_x86_athlon_4
- default "OPTERON" if BR2_x86_opteron
- default "OPTERON_SSE3" if BR2_x86_opteron_sse3
- default "BARCELONA" if BR2_x86_barcelona
- default "BOBCAT" if BR2_x86_jaguar
- default "STEAMROLLER" if BR2_x86_steamroller
- default "VIAC3" if BR2_x86_c3 || BR2_x86_c32
- default "POWER4" if BR2_powerpc_power4
- default "POWER5" if BR2_powerpc_power5
- default "POWER6" if BR2_powerpc_power6
- default "POWER7" if BR2_powerpc_power7
- default "POWER8" if BR2_powerpc_power8
- default "PPCG4" if BR2_powerpc_7400 || BR2_powerpc_7450
- default "PPC970" if BR2_powerpc_970
- default "PPC440" if BR2_powerpc_440
- default "PPC440FP2" if BR2_powerpc_440fp
+ default "P2" if BR2_x86_pentium2
+ default "KATMAI" if BR2_x86_pentium3
+ default "NORTHWOOD" if BR2_x86_pentium4
+ default "PRESCOTT" if BR2_x86_prescott || BR2_x86_nocona
+ default "BANIAS" if BR2_x86_pentium_m
+ default "CORE2" if BR2_x86_core2
+ default "NEHALEM" if BR2_x86_corei7 || BR2_x86_silvermont || BR2_x86_westmere
+ default "SANDYBRIDGE" if BR2_x86_corei7_avx
+ default "HASWELL" if BR2_x86_core_avx2
+ default "ATOM" if BR2_x86_atom
+ default "ATHLON" if BR2_x86_athlon || BR2_x86_athlon_4
+ default "OPTERON" if BR2_x86_opteron
+ default "OPTERON_SSE3" if BR2_x86_opteron_sse3
+ default "BARCELONA" if BR2_x86_barcelona
+ default "BOBCAT" if BR2_x86_jaguar
+ default "STEAMROLLER" if BR2_x86_steamroller
+ default "VIAC3" if BR2_x86_c3 || BR2_x86_c32
+ default "POWER4" if BR2_powerpc_power4
+ default "POWER5" if BR2_powerpc_power5
+ default "POWER6" if BR2_powerpc_power6
+ default "POWER7" if BR2_powerpc_power7
+ default "POWER8" if BR2_powerpc_power8
+ default "PPCG4" if BR2_powerpc_7400 || BR2_powerpc_7450
+ default "PPC970" if BR2_powerpc_970
+ default "PPC440" if BR2_powerpc_440
+ default "PPC440FP2" if BR2_powerpc_440fp
# P5600 is built with MSA support which is only available in Codescape toolchains
- default "P5600" if BR2_mips_p5600 && BR2_TOOLCHAIN_EXTERNAL_CODESCAPE_MTI_MIPS
- default "SICORTEX" if BR2_MIPS_CPU_MIPS64
+ default "P5600" if BR2_mips_p5600 && BR2_TOOLCHAIN_EXTERNAL_CODESCAPE_MTI_MIPS
+ default "SICORTEX" if BR2_MIPS_CPU_MIPS64
# I6400 is built with MSA support which is only available in Codescape toolchains
- default "I6400" if BR2_mips_i6400 && BR2_TOOLCHAIN_EXTERNAL_CODESCAPE_IMG_MIPS
+ default "I6400" if BR2_mips_i6400 && BR2_TOOLCHAIN_EXTERNAL_CODESCAPE_IMG_MIPS
# OpenBLAS assumes SPARC=Sparc v9
- default "SPARC" if BR2_sparc_v9
+ default "SPARC" if BR2_sparc_v9
# Cortex-A15 always have a VFPv4
- default "CORTEXA15" if (BR2_cortex_a15 && BR2_ARM_EABIHF)
+ default "CORTEXA15" if (BR2_cortex_a15 && BR2_ARM_EABIHF)
# Cortex-A9 have an optional VFPv3, so we need to make sure it
# is available
- default "CORTEXA9" if (BR2_cortex_a9 && BR2_ARM_EABIHF && \
+ default "CORTEXA9" if (BR2_cortex_a9 && BR2_ARM_EABIHF && \
BR2_ARM_CPU_HAS_VFPV3)
- default "ARMV5" if BR2_ARM_CPU_ARMV5
+ default "ARMV5" if BR2_ARM_CPU_ARMV5
# On ARMv6, OpenBLAS assumes that a VFP is available, and
# EABIhf is used
- default "ARMV6" if (BR2_ARM_CPU_ARMV6 && BR2_ARM_EABIHF && \
+ default "ARMV6" if (BR2_ARM_CPU_ARMV6 && BR2_ARM_EABIHF && \
BR2_ARM_CPU_HAS_VFPV2)
# On ARMv7, OpenBLAS assumes that a full VFPv3+ is available
# (and not the more limited D16 variant), and that EABIhf is
# used.
- default "ARMV7" if (BR2_ARM_CPU_ARMV7A && BR2_ARM_EABIHF && \
+ default "ARMV7" if (BR2_ARM_CPU_ARMV7A && BR2_ARM_EABIHF && \
BR2_ARM_CPU_HAS_VFPV3)
- default "ARMV8" if BR2_aarch64 || BR2_aarch64_be
+ default "ARMV8" if BR2_aarch64 || BR2_aarch64_be
+ default "RISCV64_GENERIC" if BR2_RISCV_64
help
OpenBLAS target CPU. See TargetList.txt in the source tree for
the possible target strings. A possible value is set
--
2.34.1
_______________________________________________
buildroot mailing list
buildroot@buildroot.org
https://lists.buildroot.org/mailman/listinfo/buildroot
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture
2023-09-24 8:46 [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture Yu Chien Peter Lin
@ 2023-09-30 16:29 ` Peter Korsgaard
2023-10-13 6:08 ` Peter Korsgaard
1 sibling, 0 replies; 3+ messages in thread
From: Peter Korsgaard @ 2023-09-30 16:29 UTC (permalink / raw)
To: Yu Chien Peter Lin; +Cc: Julien Olivain, buildroot
>>>>> "Yu" == Yu Chien Peter Lin <peterlin@andestech.com> writes:
> OpenBLAS RISC-V 64bit support was added in [1] and was renamed to
> "RISCV64_GENERIC" in [2]. Those commits were first included in
> OpenBLAS release v0.3.13. This support can now be enabled. With this
> commit, we can install the library and packages such as GNU Octave on
> RISC-V platforms.
> This patch also adjusts the alignment for adding "RISCV64_GENERIC"
> in Config.in.
> [1] https://github.com/OpenMathLib/OpenBLAS/commit/c167a3d6f41ed2f5680c2a72846b4c9b5d416543
> [2] https://github.com/OpenMathLib/OpenBLAS/commit/265ab484c89d10dfff2d5df678221918d7a880e3
> Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
> Reviewed-by: Julien Olivain <ju.o@free.fr>
> Tested-by: Julien Olivain <ju.o@free.fr>
Committed, thanks.
--
Bye, Peter Korsgaard
_______________________________________________
buildroot mailing list
buildroot@buildroot.org
https://lists.buildroot.org/mailman/listinfo/buildroot
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture
2023-09-24 8:46 [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture Yu Chien Peter Lin
2023-09-30 16:29 ` Peter Korsgaard
@ 2023-10-13 6:08 ` Peter Korsgaard
1 sibling, 0 replies; 3+ messages in thread
From: Peter Korsgaard @ 2023-10-13 6:08 UTC (permalink / raw)
To: Yu Chien Peter Lin; +Cc: Julien Olivain, buildroot
>>>>> "Yu" == Yu Chien Peter Lin <peterlin@andestech.com> writes:
> OpenBLAS RISC-V 64bit support was added in [1] and was renamed to
> "RISCV64_GENERIC" in [2]. Those commits were first included in
> OpenBLAS release v0.3.13. This support can now be enabled. With this
> commit, we can install the library and packages such as GNU Octave on
> RISC-V platforms.
> This patch also adjusts the alignment for adding "RISCV64_GENERIC"
> in Config.in.
> [1] https://github.com/OpenMathLib/OpenBLAS/commit/c167a3d6f41ed2f5680c2a72846b4c9b5d416543
> [2] https://github.com/OpenMathLib/OpenBLAS/commit/265ab484c89d10dfff2d5df678221918d7a880e3
> Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
> Reviewed-by: Julien Olivain <ju.o@free.fr>
> Tested-by: Julien Olivain <ju.o@free.fr>
Committed to 2023.02.x and 2023.08.x, thanks.
--
Bye, Peter Korsgaard
_______________________________________________
buildroot mailing list
buildroot@buildroot.org
https://lists.buildroot.org/mailman/listinfo/buildroot
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2023-10-13 6:08 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2023-09-24 8:46 [Buildroot] [PATCH v2] package/openblas: Add support for RISC-V architecture Yu Chien Peter Lin
2023-09-30 16:29 ` Peter Korsgaard
2023-10-13 6:08 ` Peter Korsgaard
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox