From: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
To: nobuhiro1.iwamatsu@toshiba.co.jp
Cc: cip-dev@lists.cip-project.org, pavel@denx.de,
biju.das.jz@bp.renesas.com,
prabhakar.mahadev-lad.rj@bp.renesas.com, tomm.merciai@gmail.com
Subject: Re: [PATCH 6.12.y-cip 00/18] Add Support for RZ/G3E ICU
Date: Mon, 7 Jul 2025 11:00:30 +0200 [thread overview]
Message-ID: <aGuMrge1aBQ0Grtr@tom-desktop> (raw)
In-Reply-To: <TY7PR01MB14818CB81D68F62448BF2E546924FA@TY7PR01MB14818.jpnprd01.prod.outlook.com>
Hi Nobuhiro,
On Mon, Jul 07, 2025 at 05:00:34AM +0000, nobuhiro1.iwamatsu@toshiba.co.jp wrote:
> Hi all,
>
> > -----Original Message-----
> > From: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
> > Sent: Friday, July 4, 2025 6:07 PM
> > To: cip-dev@lists.cip-project.org; iwamatsu nobuhiro(岩松 信洋 □DITC○
> > CPT) <nobuhiro1.iwamatsu@toshiba.co.jp>; Pavel Machek
> > <pavel@denx.de>
> > Cc: Biju Das <biju.das.jz@bp.renesas.com>; Lad Prabhakar
> > <prabhakar.mahadev-lad.rj@bp.renesas.com>; tomm.merciai@gmail.com
> > Subject: [PATCH 6.12.y-cip 00/18] Add Support for RZ/G3E ICU
> >
> > Dear All,
> >
> > This series adds support for the RZ/G3E ICU driver into linux 6.12.y-cip.
> >
> > The ICU block on the RZ/G3E SoC is almost identical to the one found on the
> > RZ/V2H SoC, with the following differences:
> > - The TINT register base offset is 0x800 instead of zero.
> > - The number of supported GPIO interrupts for TINT selection is 141
> > instead of 86.
> > - The pin index and TINT selection index are not in the 1:1 map
> > - The number of TSSR registers is 16 instead of 8
> > - Each TSSR register can program 2 TINTs instead of 4 TINTs
> >
> > This series applies on top of [1]
> >
> > [1]
> > https://patchwork.kernel.org/project/cip-dev/list/?series=978150&state=%2
> > A&archive=both
> >
> > Thanks & Regards,
> > Tommaso
> >
> > Biju Das (14):
> > dt-bindings: interrupt-controller: renesas,rzv2h-icu: Document RZ/G3E
> > SoC
> > irqchip/renesas-rzv2h: Fix wrong variable usage in
> > rzv2h_tint_set_type()
> > irqchip/renesas-rzv2h: Drop irqchip from struct rzv2h_icu_priv
> > irqchip/renesas-rzv2h: Simplify rzv2h_icu_init()
> > irqchip/renesas-rzv2h: Use
> > devm_reset_control_get_exclusive_deasserted()
> > irqchip/renesas-rzv2h: Use devm_pm_runtime_enable()
> > irqchip/renesas-rzv2h: Add struct rzv2h_hw_info with t_offs variable
> > irqchip/renesas-rzv2h: Add max_tssel to struct rzv2h_hw_info
> > irqchip/renesas-rzv2h: Add field_width to struct rzv2h_hw_info
> > irqchip/renesas-rzv2h: Update TSSR_TIEN macro
> > irqchip/renesas-rzv2h: Update macros ICU_TSSR_TSSEL_{MASK,PREP}
> > irqchip/renesas-rzv2h: Add RZ/G3E support
> > irqchip/renesas-rzv2h: Prevent TINT spurious interrupt
> > arm64: dts: renesas: r9a09g047: Add ICU node
> >
> > Fabrizio Castro (2):
> > dt-bindings: interrupt-controller: Add Renesas RZ/V2H(P) Interrupt
> > Controller
> > irqchip: Add RZ/V2H(P) Interrupt Control Unit (ICU) driver
> >
> > Philipp Zabel (2):
> > reset: replace boolean parameters with flags parameter
> > reset: Add devres helpers to request pre-deasserted reset controls
> >
> > .../renesas,rzv2h-icu.yaml | 280 ++++++++
> > arch/arm64/boot/dts/renesas/r9a09g047.dtsi | 90 +++
> > drivers/irqchip/Kconfig | 7 +
> > drivers/irqchip/Makefile | 1 +
> > drivers/irqchip/irq-renesas-rzv2h.c | 601
> > ++++++++++++++++++
> > drivers/reset/core.c | 119 +++-
> > drivers/soc/renesas/Kconfig | 1 +
> > include/linux/reset.h | 274 ++++++--
> > 8 files changed, 1278 insertions(+), 95 deletions(-) create mode 100644
> > Documentation/devicetree/bindings/interrupt-controller/renesas,rzv2h-icu.y
> > aml
> > create mode 100644 drivers/irqchip/irq-renesas-rzv2h.c
> >
>
> I reviewed this series, looks good to me. I can apply, if there are no other comments and test was OK.
> Reviewed-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>
Thanks for your work!
Regards,
Tommaso
>
> Best regards,
> Nobuhiro
>
next prev parent reply other threads:[~2025-07-07 9:00 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-04 9:07 [PATCH 6.12.y-cip 00/18] Add Support for RZ/G3E ICU Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 01/18] reset: replace boolean parameters with flags parameter Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 02/18] reset: Add devres helpers to request pre-deasserted reset controls Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 03/18] dt-bindings: interrupt-controller: Add Renesas RZ/V2H(P) Interrupt Controller Tommaso Merciai
2025-07-07 9:35 ` Pavel Machek
2025-07-04 9:07 ` [PATCH 6.12.y-cip 04/18] dt-bindings: interrupt-controller: renesas,rzv2h-icu: Document RZ/G3E SoC Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 05/18] irqchip: Add RZ/V2H(P) Interrupt Control Unit (ICU) driver Tommaso Merciai
2025-07-07 9:37 ` Pavel Machek
2025-07-04 9:07 ` [PATCH 6.12.y-cip 06/18] irqchip/renesas-rzv2h: Fix wrong variable usage in rzv2h_tint_set_type() Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 07/18] irqchip/renesas-rzv2h: Drop irqchip from struct rzv2h_icu_priv Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 08/18] irqchip/renesas-rzv2h: Simplify rzv2h_icu_init() Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 09/18] irqchip/renesas-rzv2h: Use devm_reset_control_get_exclusive_deasserted() Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 10/18] irqchip/renesas-rzv2h: Use devm_pm_runtime_enable() Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 11/18] irqchip/renesas-rzv2h: Add struct rzv2h_hw_info with t_offs variable Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 12/18] irqchip/renesas-rzv2h: Add max_tssel to struct rzv2h_hw_info Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 13/18] irqchip/renesas-rzv2h: Add field_width " Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 14/18] irqchip/renesas-rzv2h: Update TSSR_TIEN macro Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 15/18] irqchip/renesas-rzv2h: Update macros ICU_TSSR_TSSEL_{MASK,PREP} Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 16/18] irqchip/renesas-rzv2h: Add RZ/G3E support Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 17/18] irqchip/renesas-rzv2h: Prevent TINT spurious interrupt Tommaso Merciai
2025-07-04 9:07 ` [PATCH 6.12.y-cip 18/18] arm64: dts: renesas: r9a09g047: Add ICU node Tommaso Merciai
2025-07-04 18:12 ` [PATCH 6.12.y-cip 00/18] Add Support for RZ/G3E ICU Pavel Machek
2025-07-07 8:49 ` Tommaso Merciai
2025-07-07 9:33 ` Pavel Machek
2025-07-07 5:00 ` nobuhiro1.iwamatsu
2025-07-07 9:00 ` Tommaso Merciai [this message]
2025-07-07 10:44 ` Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aGuMrge1aBQ0Grtr@tom-desktop \
--to=tommaso.merciai.xr@bp.renesas.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
--cc=nobuhiro1.iwamatsu@toshiba.co.jp \
--cc=pavel@denx.de \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=tomm.merciai@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox