* [igt-dev] [PATCH i-g-t 0/1] drm-uapi/xe_drm: Update Xe uAPI
@ 2023-05-24 3:36 Christopher Snowhill
2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill
` (2 more replies)
0 siblings, 3 replies; 6+ messages in thread
From: Christopher Snowhill @ 2023-05-24 3:36 UTC (permalink / raw)
To: igt-dev
Update the Xe uAPI contract with upstream changes, including my attempt
at padding out structures so that 32-bit compat userspace will work on
64-bit kernels. 64-bit userspace is unaffected by the change, other
than that padding is explicitly declared now, and must be left zeroed.
Signed-off-by: Christopher Snowhill <kode54@gmail.com>
Christopher Snowhill (1):
drm-uapi/xe_drm: Update Xe uAPI
include/drm-uapi/xe_drm.h | 53 +++++++++++++++++++++++++++++++--------
1 file changed, 43 insertions(+), 10 deletions(-)
--
2.40.1
^ permalink raw reply [flat|nested] 6+ messages in thread* [igt-dev] [PATCH i-g-t 1/1] drm-uapi/xe_drm: Update Xe uAPI 2023-05-24 3:36 [igt-dev] [PATCH i-g-t 0/1] drm-uapi/xe_drm: Update Xe uAPI Christopher Snowhill @ 2023-05-24 3:36 ` Christopher Snowhill 2023-05-24 7:41 ` Kamil Konieczny 2023-05-24 15:45 ` Souza, Jose 2023-05-24 4:23 ` [igt-dev] ✓ Fi.CI.BAT: success for " Patchwork 2023-05-24 15:37 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork 2 siblings, 2 replies; 6+ messages in thread From: Christopher Snowhill @ 2023-05-24 3:36 UTC (permalink / raw) To: igt-dev Update the uAPI contract for Xe IGT to rename relevant sections and comments s/i915/xe/, add a few newer properties, and introduce padding sections so that 32-bit compat arch is aligned identical to 64-bit arch, which would allow interoperability with multilib on 64-bit hosts. Minimally invasive changes for the padding, as it does not involve changing the sizes of any existing fields, or their general layout and order. The only breaking change is 32-bit on 32-bit hosts, but generally, most will not be using 32-bit kernels with such large memory devices. Signed-off-by: Christopher Snowhill <kode54@gmail.com> --- include/drm-uapi/xe_drm.h | 53 +++++++++++++++++++++++++++++++-------- 1 file changed, 43 insertions(+), 10 deletions(-) diff --git a/include/drm-uapi/xe_drm.h b/include/drm-uapi/xe_drm.h index 593b01ba..d5fc54b5 100644 --- a/include/drm-uapi/xe_drm.h +++ b/include/drm-uapi/xe_drm.h @@ -37,7 +37,7 @@ extern "C" { */ /** - * struct i915_user_extension - Base class for defining a chain of extensions + * struct xe_user_extension - Base class for defining a chain of extensions * * Many interfaces need to grow over time. In most cases we can simply * extend the struct and have userspace pass in more data. Another option, @@ -55,20 +55,20 @@ extern "C" { * * .. code-block:: C * - * struct i915_user_extension ext3 { + * struct xe_user_extension ext3 { * .next_extension = 0, // end * .name = ..., * }; - * struct i915_user_extension ext2 { + * struct xe_user_extension ext2 { * .next_extension = (uintptr_t)&ext3, * .name = ..., * }; - * struct i915_user_extension ext1 { + * struct xe_user_extension ext1 { * .next_extension = (uintptr_t)&ext2, * .name = ..., * }; * - * Typically the struct i915_user_extension would be embedded in some uAPI + * Typically the struct xe_user_extension would be embedded in some uAPI * struct, and in this case we would feed it the head of the chain(i.e ext1), * which would then apply all of the above extensions. * @@ -77,7 +77,7 @@ struct xe_user_extension { /** * @next_extension: * - * Pointer to the next struct i915_user_extension, or zero if the end. + * Pointer to the next struct xe_user_extension, or zero if the end. */ __u64 next_extension; /** @@ -87,11 +87,11 @@ struct xe_user_extension { * * Also note that the name space for this is not global for the whole * driver, but rather its scope/meaning is limited to the specific piece - * of uAPI which has embedded the struct i915_user_extension. + * of uAPI which has embedded the struct xe_user_extension. */ __u32 name; /** - * @flags: MBZ + * @pad: MBZ * * All undefined bits must be zero. */ @@ -99,7 +99,7 @@ struct xe_user_extension { }; /* - * i915 specific ioctls. + * xe specific ioctls. * * The device specific ioctl range is [DRM_COMMAND_BASE, DRM_COMMAND_END) ie * [0x40, 0xa0) (a0 is excluded). The numbers below are defined as offset @@ -184,7 +184,8 @@ struct drm_xe_query_config { #define XE_QUERY_CONFIG_VA_BITS 3 #define XE_QUERY_CONFIG_GT_COUNT 4 #define XE_QUERY_CONFIG_MEM_REGION_COUNT 5 -#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MEM_REGION_COUNT + 1 +#define XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY 6 +#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY + 1 __u64 info[]; }; @@ -290,6 +291,9 @@ struct drm_xe_gem_create { */ __u32 handle; + /** @pad: MBZ */ + __u32 pad; + /** @reserved: Reserved */ __u64 reserved[2]; }; @@ -334,6 +338,9 @@ struct drm_xe_ext_vm_set_property { #define XE_VM_PROPERTY_BIND_OP_ERROR_CAPTURE_ADDRESS 0 __u32 property; + /** @pad: MBZ */ + __u32 pad; + /** @value: property value */ __u64 value; @@ -378,6 +385,9 @@ struct drm_xe_vm_bind_op { */ __u32 obj; + /** @pad: MBZ */ + __u32 pad; + union { /** * @obj_offset: Offset into the object, MBZ for CLEAR_RANGE, @@ -468,6 +478,9 @@ struct drm_xe_vm_bind { /** @num_binds: number of binds in this IOCTL */ __u32 num_binds; + /** @pad: MBZ */ + __u32 pad; + union { /** @bind: used if num_binds == 1 */ struct drm_xe_vm_bind_op bind; @@ -481,6 +494,9 @@ struct drm_xe_vm_bind { /** @num_syncs: amount of syncs to wait on */ __u32 num_syncs; + /** @pad2: MBZ */ + __u32 pad2; + /** @syncs: pointer to struct drm_xe_sync array */ __u64 syncs; @@ -496,6 +512,9 @@ struct drm_xe_ext_engine_set_property { /** @property: property to set */ __u32 property; + /** @pad: MBZ */ + __u32 pad; + /** @value: property value */ __u64 value; }; @@ -611,6 +630,9 @@ struct drm_xe_sync { #define DRM_XE_SYNC_USER_FENCE 0x3 #define DRM_XE_SYNC_SIGNAL 0x10 + /** @pad: MBZ */ + __u32 pad; + union { __u32 handle; /** @@ -655,6 +677,9 @@ struct drm_xe_exec { */ __u16 num_batch_buffer; + /** @pad: MBZ */ + __u16 pad[3]; + /** @reserved: Reserved */ __u64 reserved[2]; }; @@ -717,6 +742,8 @@ struct drm_xe_wait_user_fence { #define DRM_XE_UFENCE_WAIT_ABSTIME (1 << 1) #define DRM_XE_UFENCE_WAIT_VM_ERROR (1 << 2) __u16 flags; + /** @pad: MBZ */ + __u32 pad; /** @value: compare value */ __u64 value; /** @mask: comparison mask */ @@ -749,6 +776,9 @@ struct drm_xe_vm_madvise { /** @vm_id: The ID VM in which the VMA exists */ __u32 vm_id; + /** @pad: MBZ */ + __u32 pad; + /** @range: Number of bytes in the VMA */ __u64 range; @@ -793,6 +823,9 @@ struct drm_xe_vm_madvise { /** @property: property to set */ __u32 property; + /** @pad2: MBZ */ + __u32 pad2; + /** @value: property value */ __u64 value; -- 2.40.1 ^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] drm-uapi/xe_drm: Update Xe uAPI 2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill @ 2023-05-24 7:41 ` Kamil Konieczny 2023-05-24 15:45 ` Souza, Jose 1 sibling, 0 replies; 6+ messages in thread From: Kamil Konieczny @ 2023-05-24 7:41 UTC (permalink / raw) To: igt-dev On 2023-05-23 at 20:36:39 -0700, Christopher Snowhill wrote: > Update the uAPI contract for Xe IGT to rename relevant sections > and comments s/i915/xe/, add a few newer properties, and introduce > padding sections so that 32-bit compat arch is aligned identical > to 64-bit arch, which would allow interoperability with multilib > on 64-bit hosts. Minimally invasive changes for the padding, as it > does not involve changing the sizes of any existing fields, or > their general layout and order. The only breaking change is 32-bit > on 32-bit hosts, but generally, most will not be using 32-bit > kernels with such large memory devices. > > Signed-off-by: Christopher Snowhill <kode54@gmail.com> Acked-by: Kamil Konieczny <kamil.konieczny@linux.intel.com> > --- > include/drm-uapi/xe_drm.h | 53 +++++++++++++++++++++++++++++++-------- > 1 file changed, 43 insertions(+), 10 deletions(-) > > diff --git a/include/drm-uapi/xe_drm.h b/include/drm-uapi/xe_drm.h > index 593b01ba..d5fc54b5 100644 > --- a/include/drm-uapi/xe_drm.h > +++ b/include/drm-uapi/xe_drm.h > @@ -37,7 +37,7 @@ extern "C" { > */ > > /** > - * struct i915_user_extension - Base class for defining a chain of extensions > + * struct xe_user_extension - Base class for defining a chain of extensions > * > * Many interfaces need to grow over time. In most cases we can simply > * extend the struct and have userspace pass in more data. Another option, > @@ -55,20 +55,20 @@ extern "C" { > * > * .. code-block:: C > * > - * struct i915_user_extension ext3 { > + * struct xe_user_extension ext3 { > * .next_extension = 0, // end > * .name = ..., > * }; > - * struct i915_user_extension ext2 { > + * struct xe_user_extension ext2 { > * .next_extension = (uintptr_t)&ext3, > * .name = ..., > * }; > - * struct i915_user_extension ext1 { > + * struct xe_user_extension ext1 { > * .next_extension = (uintptr_t)&ext2, > * .name = ..., > * }; > * > - * Typically the struct i915_user_extension would be embedded in some uAPI > + * Typically the struct xe_user_extension would be embedded in some uAPI > * struct, and in this case we would feed it the head of the chain(i.e ext1), > * which would then apply all of the above extensions. > * > @@ -77,7 +77,7 @@ struct xe_user_extension { > /** > * @next_extension: > * > - * Pointer to the next struct i915_user_extension, or zero if the end. > + * Pointer to the next struct xe_user_extension, or zero if the end. > */ > __u64 next_extension; > /** > @@ -87,11 +87,11 @@ struct xe_user_extension { > * > * Also note that the name space for this is not global for the whole > * driver, but rather its scope/meaning is limited to the specific piece > - * of uAPI which has embedded the struct i915_user_extension. > + * of uAPI which has embedded the struct xe_user_extension. > */ > __u32 name; > /** > - * @flags: MBZ > + * @pad: MBZ > * > * All undefined bits must be zero. > */ > @@ -99,7 +99,7 @@ struct xe_user_extension { > }; > > /* > - * i915 specific ioctls. > + * xe specific ioctls. > * > * The device specific ioctl range is [DRM_COMMAND_BASE, DRM_COMMAND_END) ie > * [0x40, 0xa0) (a0 is excluded). The numbers below are defined as offset > @@ -184,7 +184,8 @@ struct drm_xe_query_config { > #define XE_QUERY_CONFIG_VA_BITS 3 > #define XE_QUERY_CONFIG_GT_COUNT 4 > #define XE_QUERY_CONFIG_MEM_REGION_COUNT 5 > -#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MEM_REGION_COUNT + 1 > +#define XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY 6 > +#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY + 1 > __u64 info[]; > }; > > @@ -290,6 +291,9 @@ struct drm_xe_gem_create { > */ > __u32 handle; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @reserved: Reserved */ > __u64 reserved[2]; > }; > @@ -334,6 +338,9 @@ struct drm_xe_ext_vm_set_property { > #define XE_VM_PROPERTY_BIND_OP_ERROR_CAPTURE_ADDRESS 0 > __u32 property; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @value: property value */ > __u64 value; > > @@ -378,6 +385,9 @@ struct drm_xe_vm_bind_op { > */ > __u32 obj; > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > /** > * @obj_offset: Offset into the object, MBZ for CLEAR_RANGE, > @@ -468,6 +478,9 @@ struct drm_xe_vm_bind { > /** @num_binds: number of binds in this IOCTL */ > __u32 num_binds; > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > /** @bind: used if num_binds == 1 */ > struct drm_xe_vm_bind_op bind; > @@ -481,6 +494,9 @@ struct drm_xe_vm_bind { > /** @num_syncs: amount of syncs to wait on */ > __u32 num_syncs; > > + /** @pad2: MBZ */ > + __u32 pad2; > + > /** @syncs: pointer to struct drm_xe_sync array */ > __u64 syncs; > > @@ -496,6 +512,9 @@ struct drm_xe_ext_engine_set_property { > /** @property: property to set */ > __u32 property; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @value: property value */ > __u64 value; > }; > @@ -611,6 +630,9 @@ struct drm_xe_sync { > #define DRM_XE_SYNC_USER_FENCE 0x3 > #define DRM_XE_SYNC_SIGNAL 0x10 > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > __u32 handle; > /** > @@ -655,6 +677,9 @@ struct drm_xe_exec { > */ > __u16 num_batch_buffer; > > + /** @pad: MBZ */ > + __u16 pad[3]; > + > /** @reserved: Reserved */ > __u64 reserved[2]; > }; > @@ -717,6 +742,8 @@ struct drm_xe_wait_user_fence { > #define DRM_XE_UFENCE_WAIT_ABSTIME (1 << 1) > #define DRM_XE_UFENCE_WAIT_VM_ERROR (1 << 2) > __u16 flags; > + /** @pad: MBZ */ > + __u32 pad; > /** @value: compare value */ > __u64 value; > /** @mask: comparison mask */ > @@ -749,6 +776,9 @@ struct drm_xe_vm_madvise { > /** @vm_id: The ID VM in which the VMA exists */ > __u32 vm_id; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @range: Number of bytes in the VMA */ > __u64 range; > > @@ -793,6 +823,9 @@ struct drm_xe_vm_madvise { > /** @property: property to set */ > __u32 property; > > + /** @pad2: MBZ */ > + __u32 pad2; > + > /** @value: property value */ > __u64 value; > > -- > 2.40.1 > ^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] drm-uapi/xe_drm: Update Xe uAPI 2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill 2023-05-24 7:41 ` Kamil Konieczny @ 2023-05-24 15:45 ` Souza, Jose 1 sibling, 0 replies; 6+ messages in thread From: Souza, Jose @ 2023-05-24 15:45 UTC (permalink / raw) To: kode54@gmail.com, igt-dev@lists.freedesktop.org On Tue, 2023-05-23 at 20:36 -0700, Christopher Snowhill wrote: > Update the uAPI contract for Xe IGT to rename relevant sections > and comments s/i915/xe/, add a few newer properties, and introduce > padding sections so that 32-bit compat arch is aligned identical > to 64-bit arch, which would allow interoperability with multilib > on 64-bit hosts. Minimally invasive changes for the padding, as it > does not involve changing the sizes of any existing fields, or > their general layout and order. The only breaking change is 32-bit > on 32-bit hosts, but generally, most will not be using 32-bit > kernels with such large memory devices. Also include something like: Based on commit xxxxxxx ("drm/xe: Add explicit padding to uAPI definition") But that can be included before it gets pushed. Reviewed-by: José Roberto de Souza <jose.souza@intel.com> > > Signed-off-by: Christopher Snowhill <kode54@gmail.com> > --- > include/drm-uapi/xe_drm.h | 53 +++++++++++++++++++++++++++++++-------- > 1 file changed, 43 insertions(+), 10 deletions(-) > > diff --git a/include/drm-uapi/xe_drm.h b/include/drm-uapi/xe_drm.h > index 593b01ba..d5fc54b5 100644 > --- a/include/drm-uapi/xe_drm.h > +++ b/include/drm-uapi/xe_drm.h > @@ -37,7 +37,7 @@ extern "C" { > */ > > /** > - * struct i915_user_extension - Base class for defining a chain of extensions > + * struct xe_user_extension - Base class for defining a chain of extensions > * > * Many interfaces need to grow over time. In most cases we can simply > * extend the struct and have userspace pass in more data. Another option, > @@ -55,20 +55,20 @@ extern "C" { > * > * .. code-block:: C > * > - * struct i915_user_extension ext3 { > + * struct xe_user_extension ext3 { > * .next_extension = 0, // end > * .name = ..., > * }; > - * struct i915_user_extension ext2 { > + * struct xe_user_extension ext2 { > * .next_extension = (uintptr_t)&ext3, > * .name = ..., > * }; > - * struct i915_user_extension ext1 { > + * struct xe_user_extension ext1 { > * .next_extension = (uintptr_t)&ext2, > * .name = ..., > * }; > * > - * Typically the struct i915_user_extension would be embedded in some uAPI > + * Typically the struct xe_user_extension would be embedded in some uAPI > * struct, and in this case we would feed it the head of the chain(i.e ext1), > * which would then apply all of the above extensions. > * > @@ -77,7 +77,7 @@ struct xe_user_extension { > /** > * @next_extension: > * > - * Pointer to the next struct i915_user_extension, or zero if the end. > + * Pointer to the next struct xe_user_extension, or zero if the end. > */ > __u64 next_extension; > /** > @@ -87,11 +87,11 @@ struct xe_user_extension { > * > * Also note that the name space for this is not global for the whole > * driver, but rather its scope/meaning is limited to the specific piece > - * of uAPI which has embedded the struct i915_user_extension. > + * of uAPI which has embedded the struct xe_user_extension. > */ > __u32 name; > /** > - * @flags: MBZ > + * @pad: MBZ > * > * All undefined bits must be zero. > */ > @@ -99,7 +99,7 @@ struct xe_user_extension { > }; > > /* > - * i915 specific ioctls. > + * xe specific ioctls. > * > * The device specific ioctl range is [DRM_COMMAND_BASE, DRM_COMMAND_END) ie > * [0x40, 0xa0) (a0 is excluded). The numbers below are defined as offset > @@ -184,7 +184,8 @@ struct drm_xe_query_config { > #define XE_QUERY_CONFIG_VA_BITS 3 > #define XE_QUERY_CONFIG_GT_COUNT 4 > #define XE_QUERY_CONFIG_MEM_REGION_COUNT 5 > -#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MEM_REGION_COUNT + 1 > +#define XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY 6 > +#define XE_QUERY_CONFIG_NUM_PARAM XE_QUERY_CONFIG_MAX_ENGINE_PRIORITY + 1 > __u64 info[]; > }; > > @@ -290,6 +291,9 @@ struct drm_xe_gem_create { > */ > __u32 handle; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @reserved: Reserved */ > __u64 reserved[2]; > }; > @@ -334,6 +338,9 @@ struct drm_xe_ext_vm_set_property { > #define XE_VM_PROPERTY_BIND_OP_ERROR_CAPTURE_ADDRESS 0 > __u32 property; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @value: property value */ > __u64 value; > > @@ -378,6 +385,9 @@ struct drm_xe_vm_bind_op { > */ > __u32 obj; > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > /** > * @obj_offset: Offset into the object, MBZ for CLEAR_RANGE, > @@ -468,6 +478,9 @@ struct drm_xe_vm_bind { > /** @num_binds: number of binds in this IOCTL */ > __u32 num_binds; > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > /** @bind: used if num_binds == 1 */ > struct drm_xe_vm_bind_op bind; > @@ -481,6 +494,9 @@ struct drm_xe_vm_bind { > /** @num_syncs: amount of syncs to wait on */ > __u32 num_syncs; > > + /** @pad2: MBZ */ > + __u32 pad2; > + > /** @syncs: pointer to struct drm_xe_sync array */ > __u64 syncs; > > @@ -496,6 +512,9 @@ struct drm_xe_ext_engine_set_property { > /** @property: property to set */ > __u32 property; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @value: property value */ > __u64 value; > }; > @@ -611,6 +630,9 @@ struct drm_xe_sync { > #define DRM_XE_SYNC_USER_FENCE 0x3 > #define DRM_XE_SYNC_SIGNAL 0x10 > > + /** @pad: MBZ */ > + __u32 pad; > + > union { > __u32 handle; > /** > @@ -655,6 +677,9 @@ struct drm_xe_exec { > */ > __u16 num_batch_buffer; > > + /** @pad: MBZ */ > + __u16 pad[3]; > + > /** @reserved: Reserved */ > __u64 reserved[2]; > }; > @@ -717,6 +742,8 @@ struct drm_xe_wait_user_fence { > #define DRM_XE_UFENCE_WAIT_ABSTIME (1 << 1) > #define DRM_XE_UFENCE_WAIT_VM_ERROR (1 << 2) > __u16 flags; > + /** @pad: MBZ */ > + __u32 pad; > /** @value: compare value */ > __u64 value; > /** @mask: comparison mask */ > @@ -749,6 +776,9 @@ struct drm_xe_vm_madvise { > /** @vm_id: The ID VM in which the VMA exists */ > __u32 vm_id; > > + /** @pad: MBZ */ > + __u32 pad; > + > /** @range: Number of bytes in the VMA */ > __u64 range; > > @@ -793,6 +823,9 @@ struct drm_xe_vm_madvise { > /** @property: property to set */ > __u32 property; > > + /** @pad2: MBZ */ > + __u32 pad2; > + > /** @value: property value */ > __u64 value; > ^ permalink raw reply [flat|nested] 6+ messages in thread
* [igt-dev] ✓ Fi.CI.BAT: success for drm-uapi/xe_drm: Update Xe uAPI 2023-05-24 3:36 [igt-dev] [PATCH i-g-t 0/1] drm-uapi/xe_drm: Update Xe uAPI Christopher Snowhill 2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill @ 2023-05-24 4:23 ` Patchwork 2023-05-24 15:37 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork 2 siblings, 0 replies; 6+ messages in thread From: Patchwork @ 2023-05-24 4:23 UTC (permalink / raw) To: Christopher Snowhill; +Cc: igt-dev [-- Attachment #1: Type: text/plain, Size: 5545 bytes --] == Series Details == Series: drm-uapi/xe_drm: Update Xe uAPI URL : https://patchwork.freedesktop.org/series/118258/ State : success == Summary == CI Bug Log - changes from CI_DRM_13180 -> IGTPW_9026 ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html Participating hosts (40 -> 38) ------------------------------ Missing (2): fi-kbl-soraka fi-snb-2520m Known issues ------------ Here are the changes found in IGTPW_9026 that come from known issues: ### IGT changes ### #### Issues hit #### * igt@gem_lmem_swapping@verify-random: - fi-cfl-8109u: NOTRUN -> [SKIP][1] ([fdo#109271] / [i915#4613]) +3 similar issues [1]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/fi-cfl-8109u/igt@gem_lmem_swapping@verify-random.html * igt@i915_selftest@live@requests: - bat-rpls-1: [PASS][2] -> [ABORT][3] ([i915#7911] / [i915#7920] / [i915#7982]) [2]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/bat-rpls-1/igt@i915_selftest@live@requests.html [3]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/bat-rpls-1/igt@i915_selftest@live@requests.html - bat-adlp-9: [PASS][4] -> [ABORT][5] ([i915#7913] / [i915#7982]) [4]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/bat-adlp-9/igt@i915_selftest@live@requests.html [5]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/bat-adlp-9/igt@i915_selftest@live@requests.html * igt@i915_selftest@live@reset: - bat-rpls-2: [PASS][6] -> [ABORT][7] ([i915#4983] / [i915#7461] / [i915#7913] / [i915#8347]) [6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/bat-rpls-2/igt@i915_selftest@live@reset.html [7]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/bat-rpls-2/igt@i915_selftest@live@reset.html * igt@kms_chamelium_frames@hdmi-crc-fast: - fi-cfl-8109u: NOTRUN -> [SKIP][8] ([fdo#109271]) +16 similar issues [8]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/fi-cfl-8109u/igt@kms_chamelium_frames@hdmi-crc-fast.html * igt@kms_pipe_crc_basic@nonblocking-crc-frame-sequence: - bat-dg2-11: NOTRUN -> [SKIP][9] ([i915#1845] / [i915#5354]) +2 similar issues [9]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/bat-dg2-11/igt@kms_pipe_crc_basic@nonblocking-crc-frame-sequence.html * igt@kms_setmode@basic-clone-single-crtc: - fi-cfl-8109u: NOTRUN -> [SKIP][10] ([fdo#109271] / [i915#4579]) [10]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/fi-cfl-8109u/igt@kms_setmode@basic-clone-single-crtc.html #### Possible fixes #### * igt@i915_selftest@live@hangcheck: - fi-skl-guc: [DMESG-WARN][11] ([i915#8073]) -> [PASS][12] [11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/fi-skl-guc/igt@i915_selftest@live@hangcheck.html [12]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/fi-skl-guc/igt@i915_selftest@live@hangcheck.html * igt@kms_busy@basic@flip: - fi-cfl-8109u: [INCOMPLETE][13] -> [PASS][14] [13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/fi-cfl-8109u/igt@kms_busy@basic@flip.html [14]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/fi-cfl-8109u/igt@kms_busy@basic@flip.html #### Warnings #### * igt@kms_psr@primary_mmap_gtt: - bat-rplp-1: [SKIP][15] ([i915#1072]) -> [ABORT][16] ([i915#8442]) [15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/bat-rplp-1/igt@kms_psr@primary_mmap_gtt.html [16]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/bat-rplp-1/igt@kms_psr@primary_mmap_gtt.html {name}: This element is suppressed. This means it is ignored when computing the status of the difference (SUCCESS, WARNING, or FAILURE). [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271 [i915#1072]: https://gitlab.freedesktop.org/drm/intel/issues/1072 [i915#1845]: https://gitlab.freedesktop.org/drm/intel/issues/1845 [i915#4423]: https://gitlab.freedesktop.org/drm/intel/issues/4423 [i915#4579]: https://gitlab.freedesktop.org/drm/intel/issues/4579 [i915#4613]: https://gitlab.freedesktop.org/drm/intel/issues/4613 [i915#4983]: https://gitlab.freedesktop.org/drm/intel/issues/4983 [i915#5354]: https://gitlab.freedesktop.org/drm/intel/issues/5354 [i915#7461]: https://gitlab.freedesktop.org/drm/intel/issues/7461 [i915#7911]: https://gitlab.freedesktop.org/drm/intel/issues/7911 [i915#7913]: https://gitlab.freedesktop.org/drm/intel/issues/7913 [i915#7920]: https://gitlab.freedesktop.org/drm/intel/issues/7920 [i915#7982]: https://gitlab.freedesktop.org/drm/intel/issues/7982 [i915#8073]: https://gitlab.freedesktop.org/drm/intel/issues/8073 [i915#8189]: https://gitlab.freedesktop.org/drm/intel/issues/8189 [i915#8347]: https://gitlab.freedesktop.org/drm/intel/issues/8347 [i915#8442]: https://gitlab.freedesktop.org/drm/intel/issues/8442 [i915#8497]: https://gitlab.freedesktop.org/drm/intel/issues/8497 Build changes ------------- * CI: CI-20190529 -> None * IGT: IGT_7301 -> IGTPW_9026 CI-20190529: 20190529 CI_DRM_13180: e48bc7435824325de6a73fae68dc521e2be13960 @ git://anongit.freedesktop.org/gfx-ci/linux IGTPW_9026: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html IGT_7301: 4b388fa87e1281587e723ef864e466fe396c3381 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html [-- Attachment #2: Type: text/html, Size: 6428 bytes --] ^ permalink raw reply [flat|nested] 6+ messages in thread
* [igt-dev] ✓ Fi.CI.IGT: success for drm-uapi/xe_drm: Update Xe uAPI 2023-05-24 3:36 [igt-dev] [PATCH i-g-t 0/1] drm-uapi/xe_drm: Update Xe uAPI Christopher Snowhill 2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill 2023-05-24 4:23 ` [igt-dev] ✓ Fi.CI.BAT: success for " Patchwork @ 2023-05-24 15:37 ` Patchwork 2 siblings, 0 replies; 6+ messages in thread From: Patchwork @ 2023-05-24 15:37 UTC (permalink / raw) To: Christopher Snowhill; +Cc: igt-dev [-- Attachment #1: Type: text/plain, Size: 18826 bytes --] == Series Details == Series: drm-uapi/xe_drm: Update Xe uAPI URL : https://patchwork.freedesktop.org/series/118258/ State : success == Summary == CI Bug Log - changes from CI_DRM_13180_full -> IGTPW_9026_full ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html Participating hosts (8 -> 8) ------------------------------ No changes in participating hosts New tests --------- New tests have been introduced between CI_DRM_13180_full and IGTPW_9026_full: ### New IGT tests (9) ### * igt@gem_exec_schedule@reorder-wide@vcs1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@absolute-wf_vblank@a-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@absolute-wf_vblank@b-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@absolute-wf_vblank@c-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@dpms-vs-vblank-race@a-vga1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@dpms-vs-vblank-race@b-vga1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@single-buffer-flip-vs-dpms-off-vs-modeset-interruptible@a-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@single-buffer-flip-vs-dpms-off-vs-modeset-interruptible@b-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s * igt@kms_flip@single-buffer-flip-vs-dpms-off-vs-modeset-interruptible@c-dp1: - Statuses : 1 pass(s) - Exec time: [0.0] s Known issues ------------ Here are the changes found in IGTPW_9026_full that come from known issues: ### IGT changes ### #### Issues hit #### * igt@gem_barrier_race@remote-request@rcs0: - shard-apl: [PASS][1] -> [ABORT][2] ([i915#7461] / [i915#8211] / [i915#8234]) [1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl6/igt@gem_barrier_race@remote-request@rcs0.html [2]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl3/igt@gem_barrier_race@remote-request@rcs0.html * igt@gem_exec_fair@basic-deadline: - shard-glk: [PASS][3] -> [FAIL][4] ([i915#2846]) [3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-glk7/igt@gem_exec_fair@basic-deadline.html [4]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-glk9/igt@gem_exec_fair@basic-deadline.html * igt@gem_lmem_swapping@basic: - shard-apl: NOTRUN -> [SKIP][5] ([fdo#109271] / [i915#4613]) [5]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl6/igt@gem_lmem_swapping@basic.html * igt@gen9_exec_parse@allowed-single: - shard-glk: [PASS][6] -> [ABORT][7] ([i915#5566]) [6]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-glk1/igt@gen9_exec_parse@allowed-single.html [7]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-glk8/igt@gen9_exec_parse@allowed-single.html * igt@kms_ccs@pipe-b-crc-primary-rotation-180-y_tiled_gen12_mc_ccs: - shard-apl: NOTRUN -> [SKIP][8] ([fdo#109271] / [i915#3886]) +4 similar issues [8]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl2/igt@kms_ccs@pipe-b-crc-primary-rotation-180-y_tiled_gen12_mc_ccs.html * igt@kms_ccs@pipe-c-ccs-on-another-bo-yf_tiled_ccs: - shard-snb: NOTRUN -> [SKIP][9] ([fdo#109271]) +35 similar issues [9]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-snb6/igt@kms_ccs@pipe-c-ccs-on-another-bo-yf_tiled_ccs.html * igt@kms_chamelium_hpd@hdmi-hpd-storm: - shard-apl: NOTRUN -> [SKIP][10] ([fdo#109271]) +33 similar issues [10]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl2/igt@kms_chamelium_hpd@hdmi-hpd-storm.html * igt@kms_content_protection@uevent@pipe-a-dp-1: - shard-apl: NOTRUN -> [FAIL][11] ([i915#1339]) [11]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl6/igt@kms_content_protection@uevent@pipe-a-dp-1.html * igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions-varying-size: - shard-apl: [PASS][12] -> [FAIL][13] ([IGT#6] / [i915#2346]) [12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl7/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions-varying-size.html [13]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl1/igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions-varying-size.html * igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@bc-hdmi-a1-hdmi-a2: - shard-glk: [PASS][14] -> [FAIL][15] ([i915#79]) [14]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-glk1/igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@bc-hdmi-a1-hdmi-a2.html [15]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-glk4/igt@kms_flip@2x-flip-vs-expired-vblank-interruptible@bc-hdmi-a1-hdmi-a2.html * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-shrfb-pgflip-blt: - shard-apl: NOTRUN -> [SKIP][16] ([IGT#6] / [fdo#109271]) +27 similar issues [16]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl2/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-shrfb-pgflip-blt.html * igt@kms_panel_fitting@legacy: - shard-apl: NOTRUN -> [SKIP][17] ([IGT#6] / [fdo#109271] / [i915#4579]) +2 similar issues [17]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl6/igt@kms_panel_fitting@legacy.html * igt@kms_plane_scaling@planes-downscale-factor-0-5-unity-scaling@pipe-b-vga-1: - shard-snb: NOTRUN -> [SKIP][18] ([fdo#109271] / [i915#4579]) +19 similar issues [18]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-snb6/igt@kms_plane_scaling@planes-downscale-factor-0-5-unity-scaling@pipe-b-vga-1.html * igt@kms_psr2_sf@overlay-plane-move-continuous-sf: - shard-apl: NOTRUN -> [SKIP][19] ([fdo#109271] / [i915#658]) [19]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl7/igt@kms_psr2_sf@overlay-plane-move-continuous-sf.html #### Possible fixes #### * igt@drm_fdinfo@most-busy-check-all@rcs0: - {shard-rkl}: [FAIL][20] ([i915#7742]) -> [PASS][21] [20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-rkl-1/igt@drm_fdinfo@most-busy-check-all@rcs0.html [21]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-rkl-4/igt@drm_fdinfo@most-busy-check-all@rcs0.html * igt@gem_ctx_exec@basic-nohangcheck: - {shard-tglu}: [FAIL][22] ([i915#6268]) -> [PASS][23] [22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-tglu-7/igt@gem_ctx_exec@basic-nohangcheck.html [23]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-tglu-6/igt@gem_ctx_exec@basic-nohangcheck.html * igt@gem_eio@kms: - {shard-dg1}: [FAIL][24] ([i915#5784]) -> [PASS][25] [24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-dg1-18/igt@gem_eio@kms.html [25]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-dg1-16/igt@gem_eio@kms.html * igt@gem_exec_fair@basic-flow@rcs0: - {shard-tglu}: [FAIL][26] ([i915#2842]) -> [PASS][27] [26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-tglu-9/igt@gem_exec_fair@basic-flow@rcs0.html [27]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-tglu-8/igt@gem_exec_fair@basic-flow@rcs0.html * igt@gem_exec_fair@basic-none@vcs0: - {shard-rkl}: [FAIL][28] ([i915#2842]) -> [PASS][29] +1 similar issue [28]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-rkl-1/igt@gem_exec_fair@basic-none@vcs0.html [29]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-rkl-2/igt@gem_exec_fair@basic-none@vcs0.html * igt@gen9_exec_parse@allowed-single: - shard-apl: [ABORT][30] ([i915#5566]) -> [PASS][31] [30]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl6/igt@gen9_exec_parse@allowed-single.html [31]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl2/igt@gen9_exec_parse@allowed-single.html * igt@i915_pm_dc@dc6-dpms: - {shard-tglu}: [FAIL][32] ([i915#3989] / [i915#454]) -> [PASS][33] [32]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-tglu-8/igt@i915_pm_dc@dc6-dpms.html [33]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-tglu-10/igt@i915_pm_dc@dc6-dpms.html * igt@i915_pm_dc@dc9-dpms: - shard-apl: [SKIP][34] ([fdo#109271]) -> [PASS][35] [34]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl3/igt@i915_pm_dc@dc9-dpms.html [35]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl4/igt@i915_pm_dc@dc9-dpms.html * igt@i915_pm_rc6_residency@rc6-idle@vcs0: - {shard-dg1}: [FAIL][36] ([i915#3591]) -> [PASS][37] [36]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-dg1-12/igt@i915_pm_rc6_residency@rc6-idle@vcs0.html [37]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-dg1-15/igt@i915_pm_rc6_residency@rc6-idle@vcs0.html * igt@kms_cursor_legacy@single-move@pipe-b: - {shard-rkl}: [INCOMPLETE][38] ([i915#8011]) -> [PASS][39] [38]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-rkl-7/igt@kms_cursor_legacy@single-move@pipe-b.html [39]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-rkl-4/igt@kms_cursor_legacy@single-move@pipe-b.html * igt@kms_fbcon_fbt@fbc-suspend: - shard-apl: [FAIL][40] ([IGT#6] / [i915#4767]) -> [PASS][41] [40]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl1/igt@kms_fbcon_fbt@fbc-suspend.html [41]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl6/igt@kms_fbcon_fbt@fbc-suspend.html * igt@kms_flip@flip-vs-suspend@a-dp1: - shard-apl: [ABORT][42] ([i915#180]) -> [PASS][43] [42]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-apl2/igt@kms_flip@flip-vs-suspend@a-dp1.html [43]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-apl4/igt@kms_flip@flip-vs-suspend@a-dp1.html * igt@kms_rotation_crc@primary-y-tiled-reflect-x-0: - {shard-rkl}: [ABORT][44] ([i915#7461] / [i915#8311]) -> [PASS][45] [44]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13180/shard-rkl-6/igt@kms_rotation_crc@primary-y-tiled-reflect-x-0.html [45]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/shard-rkl-7/igt@kms_rotation_crc@primary-y-tiled-reflect-x-0.html {name}: This element is suppressed. This means it is ignored when computing the status of the difference (SUCCESS, WARNING, or FAILURE). [IGT#6]: https://gitlab.freedesktop.org/drm/igt-gpu-tools/issues/6 [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271 [fdo#109280]: https://bugs.freedesktop.org/show_bug.cgi?id=109280 [fdo#109289]: https://bugs.freedesktop.org/show_bug.cgi?id=109289 [fdo#109295]: https://bugs.freedesktop.org/show_bug.cgi?id=109295 [fdo#109300]: https://bugs.freedesktop.org/show_bug.cgi?id=109300 [fdo#109315]: https://bugs.freedesktop.org/show_bug.cgi?id=109315 [fdo#110189]: https://bugs.freedesktop.org/show_bug.cgi?id=110189 [fdo#110723]: https://bugs.freedesktop.org/show_bug.cgi?id=110723 [fdo#111068]: https://bugs.freedesktop.org/show_bug.cgi?id=111068 [fdo#111614]: https://bugs.freedesktop.org/show_bug.cgi?id=111614 [fdo#111615]: https://bugs.freedesktop.org/show_bug.cgi?id=111615 [fdo#111825]: https://bugs.freedesktop.org/show_bug.cgi?id=111825 [fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827 [fdo#112283]: https://bugs.freedesktop.org/show_bug.cgi?id=112283 [i915#1072]: https://gitlab.freedesktop.org/drm/intel/issues/1072 [i915#1339]: https://gitlab.freedesktop.org/drm/intel/issues/1339 [i915#1397]: https://gitlab.freedesktop.org/drm/intel/issues/1397 [i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180 [i915#1825]: https://gitlab.freedesktop.org/drm/intel/issues/1825 [i915#1839]: https://gitlab.freedesktop.org/drm/intel/issues/1839 [i915#2346]: https://gitlab.freedesktop.org/drm/intel/issues/2346 [i915#2437]: https://gitlab.freedesktop.org/drm/intel/issues/2437 [i915#2527]: https://gitlab.freedesktop.org/drm/intel/issues/2527 [i915#2575]: https://gitlab.freedesktop.org/drm/intel/issues/2575 [i915#2587]: https://gitlab.freedesktop.org/drm/intel/issues/2587 [i915#2672]: https://gitlab.freedesktop.org/drm/intel/issues/2672 [i915#280]: https://gitlab.freedesktop.org/drm/intel/issues/280 [i915#2842]: https://gitlab.freedesktop.org/drm/intel/issues/2842 [i915#2846]: https://gitlab.freedesktop.org/drm/intel/issues/2846 [i915#3023]: https://gitlab.freedesktop.org/drm/intel/issues/3023 [i915#315]: https://gitlab.freedesktop.org/drm/intel/issues/315 [i915#3281]: https://gitlab.freedesktop.org/drm/intel/issues/3281 [i915#3282]: https://gitlab.freedesktop.org/drm/intel/issues/3282 [i915#3297]: https://gitlab.freedesktop.org/drm/intel/issues/3297 [i915#3359]: https://gitlab.freedesktop.org/drm/intel/issues/3359 [i915#3361]: https://gitlab.freedesktop.org/drm/intel/issues/3361 [i915#3458]: https://gitlab.freedesktop.org/drm/intel/issues/3458 [i915#3539]: https://gitlab.freedesktop.org/drm/intel/issues/3539 [i915#3555]: https://gitlab.freedesktop.org/drm/intel/issues/3555 [i915#3591]: https://gitlab.freedesktop.org/drm/intel/issues/3591 [i915#3638]: https://gitlab.freedesktop.org/drm/intel/issues/3638 [i915#3689]: https://gitlab.freedesktop.org/drm/intel/issues/3689 [i915#3708]: https://gitlab.freedesktop.org/drm/intel/issues/3708 [i915#3734]: https://gitlab.freedesktop.org/drm/intel/issues/3734 [i915#3742]: https://gitlab.freedesktop.org/drm/intel/issues/3742 [i915#3886]: https://gitlab.freedesktop.org/drm/intel/issues/3886 [i915#3955]: https://gitlab.freedesktop.org/drm/intel/issues/3955 [i915#3989]: https://gitlab.freedesktop.org/drm/intel/issues/3989 [i915#4070]: https://gitlab.freedesktop.org/drm/intel/issues/4070 [i915#4077]: https://gitlab.freedesktop.org/drm/intel/issues/4077 [i915#4078]: https://gitlab.freedesktop.org/drm/intel/issues/4078 [i915#4083]: https://gitlab.freedesktop.org/drm/intel/issues/4083 [i915#4098]: https://gitlab.freedesktop.org/drm/intel/issues/4098 [i915#4103]: https://gitlab.freedesktop.org/drm/intel/issues/4103 [i915#4212]: https://gitlab.freedesktop.org/drm/intel/issues/4212 [i915#4213]: https://gitlab.freedesktop.org/drm/intel/issues/4213 [i915#4270]: https://gitlab.freedesktop.org/drm/intel/issues/4270 [i915#4349]: https://gitlab.freedesktop.org/drm/intel/issues/4349 [i915#4525]: https://gitlab.freedesktop.org/drm/intel/issues/4525 [i915#4538]: https://gitlab.freedesktop.org/drm/intel/issues/4538 [i915#454]: https://gitlab.freedesktop.org/drm/intel/issues/454 [i915#4579]: https://gitlab.freedesktop.org/drm/intel/issues/4579 [i915#4613]: https://gitlab.freedesktop.org/drm/intel/issues/4613 [i915#4767]: https://gitlab.freedesktop.org/drm/intel/issues/4767 [i915#4812]: https://gitlab.freedesktop.org/drm/intel/issues/4812 [i915#4816]: https://gitlab.freedesktop.org/drm/intel/issues/4816 [i915#4833]: https://gitlab.freedesktop.org/drm/intel/issues/4833 [i915#4852]: https://gitlab.freedesktop.org/drm/intel/issues/4852 [i915#4860]: https://gitlab.freedesktop.org/drm/intel/issues/4860 [i915#4880]: https://gitlab.freedesktop.org/drm/intel/issues/4880 [i915#4881]: https://gitlab.freedesktop.org/drm/intel/issues/4881 [i915#5176]: https://gitlab.freedesktop.org/drm/intel/issues/5176 [i915#5234]: https://gitlab.freedesktop.org/drm/intel/issues/5234 [i915#5235]: https://gitlab.freedesktop.org/drm/intel/issues/5235 [i915#5286]: https://gitlab.freedesktop.org/drm/intel/issues/5286 [i915#5289]: https://gitlab.freedesktop.org/drm/intel/issues/5289 [i915#5325]: https://gitlab.freedesktop.org/drm/intel/issues/5325 [i915#533]: https://gitlab.freedesktop.org/drm/intel/issues/533 [i915#5354]: https://gitlab.freedesktop.org/drm/intel/issues/5354 [i915#5493]: https://gitlab.freedesktop.org/drm/intel/issues/5493 [i915#5566]: https://gitlab.freedesktop.org/drm/intel/issues/5566 [i915#5784]: https://gitlab.freedesktop.org/drm/intel/issues/5784 [i915#6095]: https://gitlab.freedesktop.org/drm/intel/issues/6095 [i915#6230]: https://gitlab.freedesktop.org/drm/intel/issues/6230 [i915#6268]: https://gitlab.freedesktop.org/drm/intel/issues/6268 [i915#6433]: https://gitlab.freedesktop.org/drm/intel/issues/6433 [i915#6524]: https://gitlab.freedesktop.org/drm/intel/issues/6524 [i915#658]: https://gitlab.freedesktop.org/drm/intel/issues/658 [i915#6768]: https://gitlab.freedesktop.org/drm/intel/issues/6768 [i915#6786]: https://gitlab.freedesktop.org/drm/intel/issues/6786 [i915#6946]: https://gitlab.freedesktop.org/drm/intel/issues/6946 [i915#6953]: https://gitlab.freedesktop.org/drm/intel/issues/6953 [i915#7116]: https://gitlab.freedesktop.org/drm/intel/issues/7116 [i915#7118]: https://gitlab.freedesktop.org/drm/intel/issues/7118 [i915#7461]: https://gitlab.freedesktop.org/drm/intel/issues/7461 [i915#7561]: https://gitlab.freedesktop.org/drm/intel/issues/7561 [i915#7697]: https://gitlab.freedesktop.org/drm/intel/issues/7697 [i915#7711]: https://gitlab.freedesktop.org/drm/intel/issues/7711 [i915#7742]: https://gitlab.freedesktop.org/drm/intel/issues/7742 [i915#7828]: https://gitlab.freedesktop.org/drm/intel/issues/7828 [i915#79]: https://gitlab.freedesktop.org/drm/intel/issues/79 [i915#7975]: https://gitlab.freedesktop.org/drm/intel/issues/7975 [i915#8011]: https://gitlab.freedesktop.org/drm/intel/issues/8011 [i915#8211]: https://gitlab.freedesktop.org/drm/intel/issues/8211 [i915#8213]: https://gitlab.freedesktop.org/drm/intel/issues/8213 [i915#8228]: https://gitlab.freedesktop.org/drm/intel/issues/8228 [i915#8234]: https://gitlab.freedesktop.org/drm/intel/issues/8234 [i915#8311]: https://gitlab.freedesktop.org/drm/intel/issues/8311 [i915#8411]: https://gitlab.freedesktop.org/drm/intel/issues/8411 [i915#8414]: https://gitlab.freedesktop.org/drm/intel/issues/8414 [i915#8502]: https://gitlab.freedesktop.org/drm/intel/issues/8502 Build changes ------------- * CI: CI-20190529 -> None * IGT: IGT_7301 -> IGTPW_9026 * Piglit: piglit_4509 -> None CI-20190529: 20190529 CI_DRM_13180: e48bc7435824325de6a73fae68dc521e2be13960 @ git://anongit.freedesktop.org/gfx-ci/linux IGTPW_9026: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html IGT_7301: 4b388fa87e1281587e723ef864e466fe396c3381 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_9026/index.html [-- Attachment #2: Type: text/html, Size: 15489 bytes --] ^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2023-05-24 15:46 UTC | newest] Thread overview: 6+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2023-05-24 3:36 [igt-dev] [PATCH i-g-t 0/1] drm-uapi/xe_drm: Update Xe uAPI Christopher Snowhill 2023-05-24 3:36 ` [igt-dev] [PATCH i-g-t 1/1] " Christopher Snowhill 2023-05-24 7:41 ` Kamil Konieczny 2023-05-24 15:45 ` Souza, Jose 2023-05-24 4:23 ` [igt-dev] ✓ Fi.CI.BAT: success for " Patchwork 2023-05-24 15:37 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox