From: "Kahola, Mika" <mika.kahola@intel.com>
To: "Kahola, Mika" <mika.kahola@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH v2 5/5] drm/i915: Allow cdclk squasher to be reconfigured live
Date: Mon, 22 Nov 2021 13:02:19 +0000 [thread overview]
Message-ID: <03e68fffa4ca4c36b40e8d6b87c6f116@intel.com> (raw)
In-Reply-To: <20211119131348.725220-6-mika.kahola@intel.com>
> -----Original Message-----
> From: Intel-gfx <intel-gfx-bounces@lists.freedesktop.org> On Behalf Of Mika
> Kahola
> Sent: Friday, November 19, 2021 3:14 PM
> To: intel-gfx@lists.freedesktop.org
> Subject: [Intel-gfx] [PATCH v2 5/5] drm/i915: Allow cdclk squasher to be
> reconfigured live
>
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Supposedly we should be able to change the cdclk squasher waveform even
> when many pipes are active. Make it so.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Mika Kahola <mika.kahola@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_cdclk.c | 40 ++++++++++++++++++++--
> 1 file changed, 37 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_cdclk.c
> b/drivers/gpu/drm/i915/display/intel_cdclk.c
> index 5fcb393079f7..075ad6055765 100644
> --- a/drivers/gpu/drm/i915/display/intel_cdclk.c
> +++ b/drivers/gpu/drm/i915/display/intel_cdclk.c
> @@ -1951,6 +1951,25 @@ static bool intel_cdclk_can_crawl(struct
> drm_i915_private *dev_priv,
> a->ref == b->ref;
> }
>
> +static bool intel_cdclk_can_squash(struct drm_i915_private *dev_priv,
> + const struct intel_cdclk_config *a,
> + const struct intel_cdclk_config *b) {
> + /*
> + * FIXME should store a bit more state in intel_cdclk_config
> + * to differentiate squasher vs. cd2x divider properly. For
> + * the moment all platforms with squasher use a fixed cd2x
> + * divider.
> + */
> + if (!has_cdclk_squasher(dev_priv))
> + return false;
> +
> + return a->cdclk != b->cdclk &&
> + a->vco != 0 &&
> + a->vco == b->vco &&
> + a->ref == b->ref;
> +}
> +
> /**
> * intel_cdclk_needs_modeset - Determine if changong between the CDCLK
> * configurations requires a modeset on all pipes
> @@ -1988,7 +2007,17 @@ static bool intel_cdclk_can_cd2x_update(struct
> drm_i915_private *dev_priv,
> if (DISPLAY_VER(dev_priv) < 10 && !IS_BROXTON(dev_priv))
> return false;
>
> + /*
> + * FIXME should store a bit more state in intel_cdclk_config
> + * to differentiate squasher vs. cd2x divider properly. For
> + * the moment all platforms with squasher use a fixed cd2x
> + * divider.
> + */
> + if (has_cdclk_squasher(dev_priv))
> + return false;
> +
> return a->cdclk != b->cdclk &&
> + a->vco != 0 &&
> a->vco == b->vco &&
> a->ref == b->ref;
> }
> @@ -2672,9 +2701,14 @@ int intel_modeset_calc_cdclk(struct
> intel_atomic_state *state)
> pipe = INVALID_PIPE;
> }
>
> - if (intel_cdclk_can_crawl(dev_priv,
> - &old_cdclk_state->actual,
> - &new_cdclk_state->actual)) {
> + if (intel_cdclk_can_squash(dev_priv,
> + &old_cdclk_state->actual,
> + &new_cdclk_state->actual)) {
> + drm_dbg_kms(&dev_priv->drm,
> + "Can change cdclk via squasher\n");
> + } else if (intel_cdclk_can_crawl(dev_priv,
> + &old_cdclk_state->actual,
> + &new_cdclk_state->actual)) {
> drm_dbg_kms(&dev_priv->drm,
> "Can change cdclk via crawl\n");
> } else if (pipe != INVALID_PIPE) {
> --
> 2.27.0
next prev parent reply other threads:[~2021-11-22 13:02 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-19 13:13 [Intel-gfx] [PATCH v2 0/5] Add support for CD clock squashing feature Mika Kahola
2021-11-19 13:13 ` [Intel-gfx] [PATCH v2 1/5] drm/i915/display/dg2: Introduce CD clock squashing table Mika Kahola
2021-11-23 8:53 ` Lisovskiy, Stanislav
2021-11-19 13:13 ` [Intel-gfx] [PATCH v2 2/5] drm/i915/display/dg2: Sanitize CD clock Mika Kahola
2021-11-23 8:54 ` Lisovskiy, Stanislav
2021-11-19 13:13 ` [Intel-gfx] [PATCH v2 3/5] drm/i915/display/dg2: Set CD clock squashing registers Mika Kahola
2021-11-23 8:55 ` Lisovskiy, Stanislav
2021-11-19 13:13 ` [Intel-gfx] [PATCH v2 4/5] drm/i915/display/dg2: Read CD clock from squasher table Mika Kahola
2021-11-23 8:55 ` Lisovskiy, Stanislav
2021-11-19 13:13 ` [Intel-gfx] [PATCH v2 5/5] drm/i915: Allow cdclk squasher to be reconfigured live Mika Kahola
2021-11-22 13:02 ` Kahola, Mika [this message]
2021-11-19 13:46 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Add support for CD clock squashing feature Patchwork
2021-11-19 13:47 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-11-19 14:23 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-11-19 17:29 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=03e68fffa4ca4c36b40e8d6b87c6f116@intel.com \
--to=mika.kahola@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox