From: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
To: "Srinivas, Vidya" <vidya.srinivas@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH v1 00/14] Preparation patches for NV12
Date: Mon, 9 Apr 2018 11:08:06 +0200 [thread overview]
Message-ID: <0f9b3546-e634-24d4-e76b-e0e9b953fa87@linux.intel.com> (raw)
In-Reply-To: <F653A0A18852B74D88578FA2EB7094EAB684E402@BGSMSX108.gar.corp.intel.com>
Op 09-04-18 om 10:57 schreef Srinivas, Vidya:
>
>> -----Original Message-----
>> From: Maarten Lankhorst [mailto:maarten.lankhorst@linux.intel.com]
>> Sent: Monday, April 9, 2018 2:04 PM
>> To: Srinivas, Vidya <vidya.srinivas@intel.com>; intel-
>> gfx@lists.freedesktop.org
>> Subject: Re: [Intel-gfx] [PATCH v1 00/14] Preparation patches for NV12
>>
>> Op 09-04-18 om 05:40 schreef Vidya Srinivas:
>>> Series contain preparation patches for NV12 support Enabling NV12 KMD
>>> support will follow the series
>>>
>>> Chandra Konduru (3):
>>> drm/i915: Set scaler mode for NV12
>>> drm/i915: Update format_is_yuv() to include NV12
>>> drm/i915: Upscale scaler max scale for NV12
>>>
>>> Mahesh Kumar (9):
>>> drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values
>>> drm/i915/skl+: refactor WM calculation for NV12
>>> drm/i915/skl+: add NV12 in skl_format_to_fourcc
>>> drm/i915/skl+: support verification of DDB HW state for NV12
>>> drm/i915/skl+: NV12 related changes for WM
>>> drm/i915/skl+: pass skl_wm_level struct to wm compute func
>>> drm/i915/skl+: make sure higher latency level has higher wm value
>>> drm/i915/skl+: nv12 workaround disable WM level 1-7
>>> drm/i915/skl: split skl_compute_ddb function
>>>
>>> Vidya Srinivas (2):
>>> drm/i915: Display WA 827
>>> drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg
>>>
>>> drivers/gpu/drm/i915/i915_drv.h | 10 +-
>>> drivers/gpu/drm/i915/i915_reg.h | 5 +
>>> drivers/gpu/drm/i915/intel_atomic.c | 14 +-
>>> drivers/gpu/drm/i915/intel_display.c | 93 ++++++--
>>> drivers/gpu/drm/i915/intel_drv.h | 11 +-
>>> drivers/gpu/drm/i915/intel_pm.c | 438 ++++++++++++++++++++++-----
>> --------
>>> drivers/gpu/drm/i915/intel_sprite.c | 7 +-
>>> 7 files changed, 393 insertions(+), 185 deletions(-)
>> This series looks good, so for any patches I missed:
>>
>> Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
>>
>> Do you have commit rights, or should I push them?
> Thank you. I don’t have commit rights I think.
> Also, Should I add your RB for all the patches and push them again?
>
I'll push them. :)
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-04-09 9:08 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-09 3:40 [PATCH v1 00/14] Preparation patches for NV12 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 01/14] drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 02/14] drm/i915/skl+: refactor WM calculation for NV12 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 03/14] drm/i915/skl+: add NV12 in skl_format_to_fourcc Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 04/14] drm/i915/skl+: support verification of DDB HW state for NV12 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 05/14] drm/i915/skl+: NV12 related changes for WM Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 06/14] drm/i915/skl+: pass skl_wm_level struct to wm compute func Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 07/14] drm/i915/skl+: make sure higher latency level has higher wm value Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 08/14] drm/i915/skl+: nv12 workaround disable WM level 1-7 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 09/14] drm/i915/skl: split skl_compute_ddb function Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 10/14] drm/i915: Display WA 827 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 11/14] drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 12/14] drm/i915: Set scaler mode for NV12 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 13/14] drm/i915: Update format_is_yuv() to include NV12 Vidya Srinivas
2018-04-09 3:41 ` [PATCH v1 14/14] drm/i915: Upscale scaler max scale for NV12 Vidya Srinivas
2018-04-09 4:17 ` ✓ Fi.CI.BAT: success for Preparation patches " Patchwork
2018-04-09 5:01 ` ✓ Fi.CI.IGT: " Patchwork
2018-04-09 8:34 ` [PATCH v1 00/14] " Maarten Lankhorst
2018-04-09 8:38 ` Srinivas, Vidya
2018-04-09 8:57 ` Srinivas, Vidya
2018-04-09 9:08 ` Maarten Lankhorst [this message]
2018-04-09 9:41 ` Srinivas, Vidya
2018-04-09 11:45 ` Maarten Lankhorst
2018-04-10 2:37 ` Srinivas, Vidya
2018-04-10 7:22 ` Maarten Lankhorst
2018-04-11 2:46 ` Srinivas, Vidya
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0f9b3546-e634-24d4-e76b-e0e9b953fa87@linux.intel.com \
--to=maarten.lankhorst@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=vidya.srinivas@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox