From: "Souza, Jose" <jose.souza@intel.com>
To: "Mun, Gwan-gyeong" <gwan-gyeong.mun@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH] drm/i915/display/psr: Disable DC3CO when the PSR2 is used.
Date: Thu, 1 Apr 2021 17:19:56 +0000 [thread overview]
Message-ID: <16769de8b8de47a087d465321b3c429017dc3392.camel@intel.com> (raw)
In-Reply-To: <20210401170237.40472-1-gwan-gyeong.mun@intel.com>
On Thu, 2021-04-01 at 20:02 +0300, Gwan-gyeong Mun wrote:
> Due to the changed sequence of activating/deactivating DC3CO, disable
> DC3CO until the changed dc3co activating/deactivating sequence is applied.
Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
>
> References: https://gitlab.freedesktop.org/drm/intel/-/issues/3134
> Signed-off-by: Gwan-gyeong Mun <gwan-gyeong.mun@intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_psr.c | 7 +++++++
> 1 file changed, 7 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index 1d561812fcad..32d3d56259c2 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -654,6 +654,13 @@ tgl_dc3co_exitline_compute_config(struct intel_dp *intel_dp,
> struct drm_i915_private *dev_priv = dp_to_i915(intel_dp);
> u32 exit_scanlines;
>
>
>
>
> + /*
> + * FIXME: Due to the changed sequence of activating/deactivating DC3CO,
> + * disable DC3CO until the changed dc3co activating/deactivating sequence
> + * is applied. B.Specs:49196
> + */
> + return;
> +
> /*
> * DMC's DC3CO exit mechanism has an issue with Selective Fecth
> * TODO: when the issue is addressed, this restriction should be removed.
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-04-01 17:20 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-01 17:02 [Intel-gfx] [PATCH] drm/i915/display/psr: Disable DC3CO when the PSR2 is used Gwan-gyeong Mun
2021-04-01 17:19 ` Souza, Jose [this message]
2021-04-01 20:15 ` [Intel-gfx] ✗ Fi.CI.DOCS: warning for " Patchwork
2021-04-01 20:40 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-04-02 2:09 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2021-04-02 17:25 ` Souza, Jose
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=16769de8b8de47a087d465321b3c429017dc3392.camel@intel.com \
--to=jose.souza@intel.com \
--cc=gwan-gyeong.mun@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox