From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Zhenyu Wang <zhenyuw@linux.intel.com>
Cc: Jani Nikula <jani.nikula@intel.com>,
intel-gfx <intel-gfx@lists.freedesktop.org>,
"Yuan, Hang" <hang.yuan@intel.com>,
"Lv, Zhiyuan" <zhiyuan.lv@intel.com>,
intel-gvt-dev <intel-gvt-dev@lists.freedesktop.org>
Subject: Re: [GIT PULL] gvt-next for 4.16
Date: Thu, 16 Nov 2017 12:20:14 -0800 [thread overview]
Message-ID: <20171116202014.m22g56hycn2hyjsi@intel.com> (raw)
In-Reply-To: <20171116092007.ww5bvfx7rf36bjmn@zhen-hp.sh.intel.com>
Hi Zhenyu,
On Thu, Nov 16, 2017 at 09:20:07AM +0000, Zhenyu Wang wrote:
>
> Hi,
>
> As we missed 4.15 cycle, here's the bigger initial 4.16 gvt-next pull,
> which includes many improvements as noted below.
>
> thanks
>
> --
> The following changes since commit 34cc9efc27e2623c76a69d2ad1fa2b972e27a2c1:
>
> drm/i915: Remove pre-production pooled-EU w/a for Broxton (2017-11-15 18:04:18 +0000)
>
> are available in the Git repository at:
this capital "G" broke dim here... It took me a while to figure out what
was going wrong.
How did you generate this pull request? Why this "g" is in capital?
Anyway I workarounded it here and pulled your changes into dinq.
But for next time please make it in a way that dim runs smoothly or
consider submitting a change to dim to accept git or Git.
Thanks,
Rodrigo.
>
> https://github.com/intel/gvt-linux.git tags/gvt-next-2017-11-16
>
> for you to fetch changes up to f2880e04f3a5419366926182fc97a3c2e4fd8f2a:
>
> drm/i915/gvt: Move request alloc to dispatch_workload path only (2017-11-16 11:51:55 +0800)
>
> ----------------------------------------------------------------
> gvt-next-2017-11-16
>
> - CSB HWSP update support (Weinan)
> - GVT debug helpers, dyndbg and debugfs (Chuanxiao, Shuo)
> - full virtualized opregion (Xiaolin)
> - VM health check for sane fallback (Fred)
> - workload submission code refactor for future enabling (Zhi)
> - Updated repo URL in MAINTAINERS (Zhenyu)
> - other many misc fixes
>
> ----------------------------------------------------------------
> Changbin Du (7):
> drm/i915/gvt: Add basic debugfs infrastructure
> drm/i915/gvt: Add mmio iterator intel_gvt_for_each_tracked_mmio()
> drm/i915/gvt: Add new debugfs tool mmio_diff
> drm/i915/gvt: Reduce rcs mocs switch latency
> drm/i915/gvt: Don't dump partial state in cmd parser
> drm/i915/gvt: Make gvt_vgpu_err use pr_err
> drm/i915/gvt: Emulate PCI expansion ROM base address register
>
> Colin Ian King (1):
> drm/i915/gvt: ensure -ve return value is handled correctly
>
> Shuo Liu (1):
> drm/i915/gvt: Use dyndbg for gvt debug info
>
> Weinan Li (1):
> drm/i915/gvt: update CSB and CSB write pointer in virtual HWSP
>
> Xiaolin Zhang (2):
> drm/i915/gvt: Add support for opregion virtualization
> drm/i915/gvt: opregion virtualization for win guest
>
> Xiong Zhang (2):
> drm/i915/gvt: Limit read hw reg to active vgpu
> drm/i915/gvt: Let each vgpu has separate opregion memory
>
> Zhenyu Wang (2):
> MAINTAINERS: Update gvt-linux.git new repo place
> Revert "drm/i915/gvt: Refine broken PPGTT scratch"
>
> Zhi Wang (28):
> drm/i915/gvt: Make elsp_dwords in the right order
> drm/i915/gvt: Rename intel_vgpu_{init, clean}_gvt_context()
> drm/i915/gvt: Move workload cache init/clean into intel_vgpu_{setup, clean}_submission()
> drm/i915/gvt: Introduce intel_vgpu_submission
> drm/i915/gvt: Move tlb_handle_pending into intel_vgpu_submission
> drm/i915/gvt: Fix a memory leak in cmd_parser.c
> drm/i915/gvt: Rename reserved ring buffer
> drm/i915/gvt: Move ring scan buffers into intel_vgpu_submission
> drm/i915/gvt: Do not allocate initial ring scan buffer
> drm/i915/gvt: Factor out vGPU workload creation/destroy
> drm/i915/gvt: Factor out prepare_workload()
> drm/i915/gvt: Move common workload preparation into prepare_workload()
> drm/i915/gvt: Move common vGPU workload creation into scheduler.c
> drm/i915/gvt: Remove one extra declaration in scheduler.h
> drm/i915/gvt: Introduce vGPU submission ops
> drm/i915/gvt: Introduce intel_vgpu_reset_submission
> drm/i915/gvt: Move clean_workloads() into scheduler.c
> drm/i915/gvt: Use BIT() to make klockwork happy
> drm/i915/gvt: Refine find_bb_size()
> drm/i915/gvt: Refine shadow batch buffer
> drm/i915/gvt: Factor intel_vgpu_page_track
> drm/i915/gvt: Export intel_gvt_render_mmio_to_ring_id()
> drm/i915/gvt: Use I915_GTT_PAGE_SIZE
> drm/i915/gvt: Let the caller choose if a shadow page should be put into hash table
> drm/i915/gvt: Fix a bug of unexpectedly clear scratch page table
> drm/i915/gvt: Introduce page table type of current level in GTT type enumerations
> drm/i915/gvt: Introduce ops->set_present()
> drm/i915/gvt: Refine broken PPGTT scratch
>
> fred gao (6):
> drm/i915/gvt: Change the return type during command scan
> drm/i915/gvt: Add VM healthy check for workload_thread
> drm/i915/gvt: Add VM healthy check for submit_context
> drm/i915/gvt: Move vGPU type related code into gvt file
> drm/i915/gvt: Refactor vGPU type code in kvmgt part
> drm/i915/gvt: Move request alloc to dispatch_workload path only
>
> MAINTAINERS | 2 +-
> drivers/gpu/drm/i915/gvt/Makefile | 2 +-
> drivers/gpu/drm/i915/gvt/cfg_space.c | 21 ++
> drivers/gpu/drm/i915/gvt/cmd_parser.c | 225 ++++++-----
> drivers/gpu/drm/i915/gvt/debug.h | 24 +-
> drivers/gpu/drm/i915/gvt/debugfs.c | 212 +++++++++++
> drivers/gpu/drm/i915/gvt/execlist.c | 490 ++++--------------------
> drivers/gpu/drm/i915/gvt/execlist.h | 8 +-
> drivers/gpu/drm/i915/gvt/firmware.c | 26 +-
> drivers/gpu/drm/i915/gvt/gtt.c | 261 +++++++------
> drivers/gpu/drm/i915/gvt/gtt.h | 42 +--
> drivers/gpu/drm/i915/gvt/gvt.c | 148 +++++++-
> drivers/gpu/drm/i915/gvt/gvt.h | 71 ++--
> drivers/gpu/drm/i915/gvt/handlers.c | 139 ++++++-
> drivers/gpu/drm/i915/gvt/kvmgt.c | 130 +------
> drivers/gpu/drm/i915/gvt/mmio.c | 32 +-
> drivers/gpu/drm/i915/gvt/mmio.h | 6 +
> drivers/gpu/drm/i915/gvt/mpt.h | 34 +-
> drivers/gpu/drm/i915/gvt/opregion.c | 275 +++++++++++---
> drivers/gpu/drm/i915/gvt/reg.h | 6 +-
> drivers/gpu/drm/i915/gvt/render.c | 14 +-
> drivers/gpu/drm/i915/gvt/scheduler.c | 687 +++++++++++++++++++++++++++++++---
> drivers/gpu/drm/i915/gvt/scheduler.h | 29 +-
> drivers/gpu/drm/i915/gvt/vgpu.c | 34 +-
> 24 files changed, 1907 insertions(+), 1011 deletions(-)
> create mode 100644 drivers/gpu/drm/i915/gvt/debugfs.c
>
>
> --
> Open Source Technology Center, Intel ltd.
>
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2017-11-16 20:20 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-11-16 9:20 [GIT PULL] gvt-next for 4.16 Zhenyu Wang
2017-11-16 20:20 ` Rodrigo Vivi [this message]
2017-11-17 2:02 ` Zhenyu Wang
2017-11-17 17:42 ` Rodrigo Vivi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171116202014.m22g56hycn2hyjsi@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=hang.yuan@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-gvt-dev@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=zhenyuw@linux.intel.com \
--cc=zhiyuan.lv@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox