Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: "José Roberto de Souza" <jose.souza@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v2 1/2] drm/i915/whl: Introducing Whiskey Lake platform
Date: Mon, 18 Jun 2018 10:51:11 -0700	[thread overview]
Message-ID: <20180618175111.GD2236@intel.com> (raw)
In-Reply-To: <20180614235932.GE8374@intel.com>

On Thu, Jun 14, 2018 at 04:59:32PM -0700, Rodrigo Vivi wrote:
> On Thu, Jun 14, 2018 at 04:37:19PM -0700, José Roberto de Souza wrote:
> > Whiskey Lake uses the same gen graphics as Coffe Lake, including some
> > ids that were previously marked as reserved on Coffe Lake, but that
> > now are moved to WHL page.
> > 
> > So, let's just move them to WHL macros that will feed into CFL macro
> > just to keep it better organized to make easier future code review
> > but it will be handled as a CFL.
> > 
> > v2:
> > Fixing GT level of some ids
> > 
> > Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
> > Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
> 
> Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>

pushed to dinq, thanks.

> 
> > ---
> >  drivers/gpu/drm/i915/i915_pci.c |  4 +++-
> >  include/drm/i915_pciids.h       | 28 ++++++++++++++++++----------
> >  2 files changed, 21 insertions(+), 11 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/i915/i915_pci.c b/drivers/gpu/drm/i915/i915_pci.c
> > index 97a91e6af7e3..92e98773e53d 100644
> > --- a/drivers/gpu/drm/i915/i915_pci.c
> > +++ b/drivers/gpu/drm/i915/i915_pci.c
> > @@ -660,9 +660,11 @@ static const struct pci_device_id pciidlist[] = {
> >  	INTEL_CFL_S_GT1_IDS(&intel_coffeelake_gt1_info),
> >  	INTEL_CFL_S_GT2_IDS(&intel_coffeelake_gt2_info),
> >  	INTEL_CFL_H_GT2_IDS(&intel_coffeelake_gt2_info),
> > -	INTEL_CFL_U_GT1_IDS(&intel_coffeelake_gt1_info),
> >  	INTEL_CFL_U_GT2_IDS(&intel_coffeelake_gt2_info),
> >  	INTEL_CFL_U_GT3_IDS(&intel_coffeelake_gt3_info),
> > +	INTEL_WHL_U_GT1_IDS(&intel_coffeelake_gt1_info),
> > +	INTEL_WHL_U_GT2_IDS(&intel_coffeelake_gt2_info),
> > +	INTEL_WHL_U_GT3_IDS(&intel_coffeelake_gt3_info),
> >  	INTEL_CNL_IDS(&intel_cannonlake_info),
> >  	INTEL_ICL_11_IDS(&intel_icelake_11_info),
> >  	{0, 0, 0}
> > diff --git a/include/drm/i915_pciids.h b/include/drm/i915_pciids.h
> > index bab70ff6e78b..d03350a38025 100644
> > --- a/include/drm/i915_pciids.h
> > +++ b/include/drm/i915_pciids.h
> > @@ -388,32 +388,40 @@
> >  	INTEL_VGA_DEVICE(0x3E9B, info), /* Halo GT2 */ \
> >  	INTEL_VGA_DEVICE(0x3E94, info)  /* Halo GT2 */
> >  
> > -/* CFL U GT1 */
> > -#define INTEL_CFL_U_GT1_IDS(info) \
> > -	INTEL_VGA_DEVICE(0x3EA1, info), \
> > -	INTEL_VGA_DEVICE(0x3EA4, info)
> > -
> >  /* CFL U GT2 */
> >  #define INTEL_CFL_U_GT2_IDS(info) \
> > -	INTEL_VGA_DEVICE(0x3EA0, info), \
> > -	INTEL_VGA_DEVICE(0x3EA3, info), \
> >  	INTEL_VGA_DEVICE(0x3EA9, info)
> >  
> >  /* CFL U GT3 */
> >  #define INTEL_CFL_U_GT3_IDS(info) \
> > -	INTEL_VGA_DEVICE(0x3EA2, info), /* ULT GT3 */ \
> >  	INTEL_VGA_DEVICE(0x3EA5, info), /* ULT GT3 */ \
> >  	INTEL_VGA_DEVICE(0x3EA6, info), /* ULT GT3 */ \
> >  	INTEL_VGA_DEVICE(0x3EA7, info), /* ULT GT3 */ \
> >  	INTEL_VGA_DEVICE(0x3EA8, info)  /* ULT GT3 */
> >  
> > +/* WHL/CFL U GT1 */
> > +#define INTEL_WHL_U_GT1_IDS(info) \
> > +	INTEL_VGA_DEVICE(0x3EA1, info)
> > +
> > +/* WHL/CFL U GT2 */
> > +#define INTEL_WHL_U_GT2_IDS(info) \
> > +	INTEL_VGA_DEVICE(0x3EA0, info)
> > +
> > +/* WHL/CFL U GT3 */
> > +#define INTEL_WHL_U_GT3_IDS(info) \
> > +	INTEL_VGA_DEVICE(0x3EA2, info), \
> > +	INTEL_VGA_DEVICE(0x3EA3, info), \
> > +	INTEL_VGA_DEVICE(0x3EA4, info)
> > +
> >  #define INTEL_CFL_IDS(info)	   \
> >  	INTEL_CFL_S_GT1_IDS(info), \
> >  	INTEL_CFL_S_GT2_IDS(info), \
> >  	INTEL_CFL_H_GT2_IDS(info), \
> > -	INTEL_CFL_U_GT1_IDS(info), \
> >  	INTEL_CFL_U_GT2_IDS(info), \
> > -	INTEL_CFL_U_GT3_IDS(info)
> > +	INTEL_CFL_U_GT3_IDS(info), \
> > +	INTEL_WHL_U_GT1_IDS(info), \
> > +	INTEL_WHL_U_GT2_IDS(info), \
> > +	INTEL_WHL_U_GT3_IDS(info)
> >  
> >  /* CNL */
> >  #define INTEL_CNL_IDS(info) \
> > -- 
> > 2.17.1
> > 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  reply	other threads:[~2018-06-18 17:51 UTC|newest]

Thread overview: 7+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-06-14 23:37 [PATCH v2 1/2] drm/i915/whl: Introducing Whiskey Lake platform José Roberto de Souza
2018-06-14 23:37 ` [PATCH v2 2/2] drm/i915/aml: Introducing Amber " José Roberto de Souza
2018-06-14 23:55 ` ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2,1/2] drm/i915/whl: Introducing Whiskey " Patchwork
2018-06-14 23:59 ` [PATCH v2 1/2] " Rodrigo Vivi
2018-06-18 17:51   ` Rodrigo Vivi [this message]
2018-06-15  0:15 ` ✓ Fi.CI.BAT: success for series starting with [v2,1/2] " Patchwork
2018-06-15  8:59 ` ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180618175111.GD2236@intel.com \
    --to=rodrigo.vivi@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jose.souza@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox