Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v12 0/3] Refactor Gen11+ SAGV support
Date: Fri, 13 Dec 2019 16:12:28 +0200	[thread overview]
Message-ID: <20191213141231.7330-1-stanislav.lisovskiy@intel.com> (raw)

For Gen11+ platforms BSpec suggests disabling specific
QGV points separately, depending on bandwidth limitations
and current display configuration. Thus it required adding
a new PCode request for disabling QGV points and some
refactoring of already existing SAGV code.
Also had to refactor intel_can_enable_sagv function,
as current seems to be outdated and using skl specific
workarounds, also not following BSpec for Gen11+.

Stanislav Lisovskiy (3):
  drm/i915: Refactor intel_can_enable_sagv
  drm/i915: Restrict qgv points which don't have enough bandwidth.
  drm/i915: Enable SAGV support for Gen12

 drivers/gpu/drm/i915/display/intel_bw.c       | 144 ++++--
 drivers/gpu/drm/i915/display/intel_bw.h       |   2 +
 drivers/gpu/drm/i915/display/intel_display.c  |  99 ++++-
 .../drm/i915/display/intel_display_types.h    |  12 +
 drivers/gpu/drm/i915/i915_drv.h               |  11 +
 drivers/gpu/drm/i915/i915_reg.h               |   5 +
 drivers/gpu/drm/i915/intel_pm.c               | 420 +++++++++++++++---
 drivers/gpu/drm/i915/intel_pm.h               |   1 +
 drivers/gpu/drm/i915/intel_sideband.c         |  27 +-
 9 files changed, 626 insertions(+), 95 deletions(-)

-- 
2.17.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

             reply	other threads:[~2019-12-13 20:39 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-12-13 14:12 Stanislav Lisovskiy [this message]
2019-12-13 14:12 ` [Intel-gfx] [PATCH v12 1/3] drm/i915: Refactor intel_can_enable_sagv Stanislav Lisovskiy
2019-12-17 17:04   ` Ville Syrjälä
2019-12-13 14:12 ` [Intel-gfx] [PATCH v12 2/3] drm/i915: Restrict qgv points which don't have enough bandwidth Stanislav Lisovskiy
2019-12-17 17:42   ` Ville Syrjälä
2019-12-13 14:12 ` [Intel-gfx] [PATCH v12 3/3] drm/i915: Enable SAGV support for Gen12 Stanislav Lisovskiy
2019-12-13 18:07 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Refactor Gen11+ SAGV support (rev14) Patchwork
2019-12-13 18:29 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2019-12-14 13:13 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2019-12-16 12:47   ` Lisovskiy, Stanislav
2019-12-16 13:00 ` Patchwork
2019-12-16 13:22   ` Lisovskiy, Stanislav
2019-12-16 13:50     ` Vudum, Lakshminarayana
2019-12-16 13:53       ` Peres, Martin
2019-12-16 14:49 ` Patchwork
2019-12-16 16:10 ` [Intel-gfx] ✓ Fi.CI.IGT: success " Patchwork
  -- strict thread matches above, loose matches on Subject: below --
2019-12-12 12:40 [Intel-gfx] [PATCH v12 0/3] Refactor Gen11+ SAGV support Stanislav Lisovskiy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20191213141231.7330-1-stanislav.lisovskiy@intel.com \
    --to=stanislav.lisovskiy@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox