From: Rodrigo Vivi <rodrigo.vivi@intel.com>
To: Dave Airlie <airlied@gmail.com>, Daniel Vetter <daniel.vetter@ffwll.ch>
Cc: dim-tools@lists.freedesktop.org, dri-devel@lists.freedesktop.org,
Maxime Ripard <mripard@kernel.org>,
intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PULL] drm-intel-next
Date: Fri, 18 Sep 2020 13:30:13 -0400 [thread overview]
Message-ID: <20200918173013.GA748558@intel.com> (raw)
Hi Dave and Daniel,
here goes our last pull request targeting 5.10.
drm-intel-next-2020-09-17:
Driver Changes:
- Reduce INTEL_DISPLAY_ENABLED to just removed outputs treating it as disconnected (Ville)
- Introducing new AUX, DVO, and TC ports and refactoring code around hot plug interrupts for those. (Ville)
- Centralize PLL_ENABLE register lookup (Anusha)
- Improvements around DP downstream facing ports (DFP). (Ville)
- Enable YCbCr 444->420 conversion for HDMI DFPs. Ville
- Remove the old global state on Display's atomic modeset (Ville)
- Nuke force_min_cdclk_changed (Ville)
- Extend a TGL W/A to all SKUs and to RKL (Swathi)
drm-intel-next-2020-09-14-1:
GVT changes:
- Cleanup command access flag (Yan)
- New workaround cmd access fix (Colin)
- MIA reset state fix (Colin)
Cross-subsystem Changes:
- ACPI / LPSS: Cherry Trail PWM controller fixes for suspend/resume. (Hans)
- pwm lpss: changes for remove suspend/resume handers. (Hans)
- pwm crc: Fixes for better handling of pwm crcs. (Hans)
Driver Changes:
- HDCP improvements (Anshuman)
- Gen12 W/A addition and fixes (Clint, Jose)
- Spelling fixes (Colin)
- DRRS improvements (Jose)
- EHL and TGL voltage swing table fixes (Jose)
- Fix on returns and errors handling (Nathan)
- TGL PCI ID split for perf queries (Lionel)
- HDCP refactor with the addition of 1.4 support for MST connectors (Sean)
- Fix GLK display audio regression (Kai)
- More display refactor for better split away from gem (Jani)
- Honor the VBT PWM values for better backlight handling. (Hans)
- Disable all display features when no display and other changes around it (Jani)
- Some code clean up removing unused stuff (Ville)
- Some g4x+ changes for better sprite upscaling and color format (Ville)
drm-intel-next-2020-09-14:
UAPI Changes:
Cross-subsystem Changes:
Core Changes:
Driver Changes:
The following changes since commit 166774a2c2c6b82da5d984f587567071ff00c1f3:
drm/i915: Fix slightly botched merge in __reloc_entry_gpu (2020-09-10 15:19:10 +0200)
are available in the Git repository at:
git://anongit.freedesktop.org/drm/drm-intel tags/drm-intel-next-2020-09-17
for you to fetch changes up to 8fea92536e3efff14fa4cde7ed37c595b40a52b5:
drm/i915: Update DRIVER_DATE to 20200917 (2020-09-17 16:43:57 -0400)
----------------------------------------------------------------
Driver Changes:
- Reduce INTEL_DISPLAY_ENABLED to just removed outputs treating it as disconnected (Ville)
- Introducing new AUX, DVO, and TC ports and refactoring code around hot plug interrupts for those. (Ville)
- Centralize PLL_ENABLE register lookup (Anusha)
- Improvements around DP downstream facing ports (DFP). (Ville)
- Enable YCbCr 444->420 conversion for HDMI DFPs. Ville
- Remove the old global state on Display's atomic modeset (Ville)
- Nuke force_min_cdclk_changed (Ville)
- Extend a TGL W/A to all SKUs and to RKL (Swathi)
----------------------------------------------------------------
Anshuman Gupta (2):
drm/i915/hdcp: Add update_pipe early return
drm/i915/hdcp: No direct access to power_well desc
Anusha Srivatsa (1):
drm/i915/pll: Centralize PLL_ENABLE register lookup
Chris Wilson (2):
drm/i915: Initialise outparam for error return from wait_for_register
drm/i915/selftests: Push the fake iommu device from the stack to data
Clint Taylor (1):
drm/i915/gt: Implement WA_1406941453
Colin Ian King (1):
drm/i915/vlv_dsi_pll: fix spelling mistake "Cant" -> "Can't"
Colin Xu (2):
drm/i915/gvt: Add F_CMD_ACCESS for some GEN9 SKU WA MMIO access
drm/i915/gvt: Init vreg GUC_STATUS to GS_MIA_IN_RESET
Hans de Goede (17):
ACPI / LPSS: Resume Cherry Trail PWM controller in no-irq phase
ACPI / LPSS: Save Cherry Trail PWM ctx registers only once (at activation)
pwm: lpss: Fix off by one error in base_unit math in pwm_lpss_prepare()
pwm: lpss: Add range limit check for the base_unit register value
pwm: lpss: Add pwm_lpss_prepare_enable() helper
pwm: lpss: Make pwm_lpss_apply() not rely on existing hardware state
pwm: lpss: Remove suspend/resume handlers
pwm: crc: Fix period / duty_cycle times being off by a factor of 256
pwm: crc: Fix off-by-one error in the clock-divider calculations
pwm: crc: Fix period changes not having any effect
pwm: crc: Enable/disable PWM output on enable/disable
pwm: crc: Implement apply() method to support the new atomic PWM API
pwm: crc: Implement get_state() method
drm/i915: panel: Add get_vbt_pwm_freq() helper
drm/i915: panel: Honor the VBT PWM frequency for devs with an external PWM controller
drm/i915: panel: Honor the VBT PWM min setting for devs with an external PWM controller
drm/i915: panel: Use atomic PWM API for devs with an external PWM controller
Jani Nikula (7):
drm/i915: split intel_modeset_init() pre/post gem init
drm/i915: move more display related probe to intel_modeset_init_noirq()
drm/i915: split out intel_modeset_driver_remove_nogem() and simplify
drm/i915: remove the extra modeset init layer
drm/i915: disable all display features when no display
drm/i915: move gen4 GCDGMBUS save/restore to display save/restore
drm/i915: move gmbus restore to i915_restore_display
José Roberto de Souza (7):
drm/i915/display: Compute has_drrs after compute has_psr
drm/i915/display: Disable DRRS when needed in fastsets
drm/i915/display: Fix DRRS debugfs
drm/i915/tgl: Fix stepping WA matching
drm/i915/display/tgl: Use TGL DP tables for eDP ports without low power support
drm/i915/display/ehl: Use EHL DP tables for eDP ports without low power support
drm/i915/ehl: Update voltage swing table
Kai Vehmanen (1):
drm/i915: fix regression leading to display audio probe failure on GLK
Lionel Landwerlin (1):
drm/i915: break TGL pci-ids in GT 1 & 2
Nathan Chancellor (1):
drm/i915/display: Ensure that ret is always initialized in icl_combo_phy_verify_state
Rodrigo Vivi (5):
Merge drm/drm-next into drm-intel-next-queued
Merge tag 'gvt-next-2020-09-10' of https://github.com/intel/gvt-linux into drm-intel-next-queued
drm/i915: Update DRIVER_DATE to 20200914
drm/i915: Update DRIVER_DATE to 20200914
drm/i915: Update DRIVER_DATE to 20200917
Sean Paul (17):
drm/i915: Fix sha_text population code
drm/i915: Clear the repeater bit on HDCP disable
drm/i915: WARN if HDCP signalling is enabled upon disable
drm/i915: Intercept Aksv writes in the aux hooks
drm/i915: Use the cpu_transcoder in intel_hdcp to toggle HDCP signalling
drm/i915: Factor out hdcp->value assignments
drm/i915: Protect workers against disappearing connectors
drm/i915: Clean up intel_hdcp_disable
drm/i915: Don't fully disable HDCP on a port if multiple pipes are using it
drm/i915: Support DP MST in enc_to_dig_port() function
drm/i915: Use ddi_update_pipe in intel_dp_mst
drm/i915: Factor out HDCP shim functions from dp for use by dp_mst
drm/i915: Plumb port through hdcp init
drm/i915: Add connector to hdcp_shim->check_link()
drm/mst: Add support for QUERY_STREAM_ENCRYPTION_STATUS MST sideband message
drm/i915: Print HDCP version info for all connectors
drm/i915: Add HDCP 1.4 support for MST connectors
Swathi Dhanavanthri (1):
drm/i915/tgl, rkl: Make Wa_1606700617/22010271021 permanent
Ville Syrjälä (41):
drm/i915: Nuke dpio_phy_iosf_port[]
drm/i915: Kill unused savePCH_PORT_HOTPLUG
drm/i915: Nuke the magic FBC_CONTROL save/restore
drm/i915: Nuke MI_ARB_STATE save/restore
drm/i915: Nuke CACHE_MODE_0 save/restore
drm/i915: Fix g4x+ sprite dotclock limit for upscaling
drm/i915: Use fb->format->is_yuv for the g4x+ sprite RGB vs. YUV check
drm/i915: Reduce INTEL_DISPLAY_ENABLED to just removing the outputs
drm/i915: Reduce INTEL_DISPLAY_ENABLED to just treat outputs as disconnected
drm/i915: Add more AUX CHs to the enum
drm/i915: Add PORT_{H,I} to intel_port_to_power_domain()
drm/i915: Add AUX_CH_{H,I} power domain handling
drm/i915: Add VBT DVO ports H and I
drm/i915: Add VBT AUX CH H and I
drm/i915: Nuke the redundant TC/TBT HPD bit defines
drm/i915: Configure GEN11_{TBT,TC}_HOTPLUG_CTL for ports TC5/6
drm/i915: Split icp_hpd_detection_setup() into ddi vs. tc parts
drm/i915: Move hpd_pin setup to encoder init
drm/i915: Introduce HPD_PORT_TC<n>
drm/i915: Introduce intel_hpd_hotplug_irqs()
drm/i915: Nuke pointless variable
drm/dp: Dump downstream facing port caps
drm/i915/lspcon: Do not send infoframes to non-HDMI sinks
drm/dp: Define protocol converter DPCD registers
drm/dp: Define more downstream facing port caps
drm/i915: Reworkd DFP max bpc handling
drm/dp: Add helpers to identify downstream facing port types
drm/dp: Pimp drm_dp_downstream_max_bpc()
drm/dp: Redo drm_dp_downstream_max_clock() as drm_dp_downstream_max_dotclock()
drm/i915: Reworkd DP DFP clock handling
drm/dp: Add drm_dp_downstream_{min,max}_tmds_clock()
drm/i915: Deal with TMDS DFP clock limits
drm/i915: Configure DP 1.3+ protocol converted HDMI mode
drm/dp: Add drm_dp_downstream_mode()
drm/i915: Handle downstream facing ports w/o EDID
drm/i915: Extract intel_hdmi_has_audio()
drm/i915: DP->HDMI TMDS clock limits vs. deep color
drm/dp: Add helpers for DFP YCbCr 4:2:0 handling
drm/i915: Do YCbCr 444->420 conversion via DP protocol converters
drm/i915: Remove the old global state stuff
drm/i915: Nuke force_min_cdclk_changed
Yan Zhao (4):
drm/i915/gvt: rename F_IN_CTX flag to F_SR_IN_CTX
drm/i915/gvt: remove flag F_CMD_ACCESSED
drm/i915/gvt: add/modify interfaces for flag F_CMD_ACCESS
drm/i915/gvt: remove F_CMD_ACCESS flag for some registers
drivers/acpi/acpi_lpss.c | 22 +-
drivers/gpu/drm/drm_dp_helper.c | 394 ++++++-
drivers/gpu/drm/drm_dp_mst_topology.c | 150 +++
drivers/gpu/drm/drm_edid.c | 28 +
drivers/gpu/drm/i915/Makefile | 1 +
drivers/gpu/drm/i915/display/icl_dsi.c | 1 +
drivers/gpu/drm/i915/display/intel_atomic.c | 39 -
drivers/gpu/drm/i915/display/intel_atomic.h | 4 -
drivers/gpu/drm/i915/display/intel_audio.c | 5 -
drivers/gpu/drm/i915/display/intel_bios.c | 10 +-
drivers/gpu/drm/i915/display/intel_cdclk.c | 2 +-
drivers/gpu/drm/i915/display/intel_cdclk.h | 1 -
drivers/gpu/drm/i915/display/intel_crt.c | 3 +
drivers/gpu/drm/i915/display/intel_ddi.c | 190 +++-
drivers/gpu/drm/i915/display/intel_ddi.h | 2 +
drivers/gpu/drm/i915/display/intel_display.c | 134 ++-
drivers/gpu/drm/i915/display/intel_display.h | 6 +-
.../gpu/drm/i915/display/intel_display_debugfs.c | 36 +-
drivers/gpu/drm/i915/display/intel_display_power.c | 2 +-
drivers/gpu/drm/i915/display/intel_display_types.h | 48 +-
drivers/gpu/drm/i915/display/intel_dp.c | 1078 +++++++-------------
drivers/gpu/drm/i915/display/intel_dp.h | 12 +
drivers/gpu/drm/i915/display/intel_dp_hdcp.c | 703 +++++++++++++
drivers/gpu/drm/i915/display/intel_dp_mst.c | 23 +
drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 35 +-
drivers/gpu/drm/i915/display/intel_dvo.c | 6 +
drivers/gpu/drm/i915/display/intel_fbdev.c | 3 +-
drivers/gpu/drm/i915/display/intel_gmbus.c | 2 +-
drivers/gpu/drm/i915/display/intel_hdcp.c | 208 ++--
drivers/gpu/drm/i915/display/intel_hdcp.h | 2 +-
drivers/gpu/drm/i915/display/intel_hdmi.c | 117 ++-
drivers/gpu/drm/i915/display/intel_hdmi.h | 2 +
drivers/gpu/drm/i915/display/intel_hotplug.c | 28 +-
drivers/gpu/drm/i915/display/intel_lvds.c | 8 +-
drivers/gpu/drm/i915/display/intel_panel.c | 106 +-
drivers/gpu/drm/i915/display/intel_panel.h | 2 +
drivers/gpu/drm/i915/display/intel_psr.c | 4 +-
drivers/gpu/drm/i915/display/intel_sdvo.c | 6 +-
drivers/gpu/drm/i915/display/intel_sprite.c | 9 +-
drivers/gpu/drm/i915/display/intel_tv.c | 3 +
drivers/gpu/drm/i915/display/intel_vbt_defs.h | 10 +-
drivers/gpu/drm/i915/display/vlv_dsi.c | 1 +
drivers/gpu/drm/i915/display/vlv_dsi_pll.c | 2 +-
drivers/gpu/drm/i915/gt/intel_workarounds.c | 35 +-
drivers/gpu/drm/i915/gvt/cmd_parser.c | 6 +-
drivers/gpu/drm/i915/gvt/gvt.h | 44 +-
drivers/gpu/drm/i915/gvt/handlers.c | 32 +-
drivers/gpu/drm/i915/gvt/mmio.c | 3 +
drivers/gpu/drm/i915/gvt/mmio_context.c | 2 +-
drivers/gpu/drm/i915/i915_drv.c | 155 +--
drivers/gpu/drm/i915/i915_drv.h | 66 +-
drivers/gpu/drm/i915/i915_irq.c | 227 ++---
drivers/gpu/drm/i915/i915_reg.h | 38 +-
drivers/gpu/drm/i915/i915_suspend.c | 46 +-
drivers/gpu/drm/i915/intel_device_info.c | 8 +
drivers/gpu/drm/i915/intel_pm.c | 2 +-
drivers/gpu/drm/i915/intel_sideband.c | 16 +-
drivers/gpu/drm/i915/intel_uncore.c | 3 +-
drivers/gpu/drm/i915/selftests/mock_gem_device.c | 12 +-
drivers/gpu/drm/nouveau/nouveau_dp.c | 4 +-
drivers/gpu/drm/selftests/test-drm_dp_mst_helper.c | 17 +
drivers/pwm/pwm-crc.c | 128 ++-
drivers/pwm/pwm-lpss-platform.c | 1 -
drivers/pwm/pwm-lpss.c | 85 +-
drivers/pwm/pwm-lpss.h | 3 -
include/drm/drm_dp_helper.h | 66 +-
include/drm/drm_dp_mst_helper.h | 44 +
include/drm/drm_edid.h | 4 +
include/drm/i915_pciids.h | 14 +-
69 files changed, 2861 insertions(+), 1648 deletions(-)
create mode 100644 drivers/gpu/drm/i915/display/intel_dp_hdcp.c
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2020-09-18 17:28 UTC|newest]
Thread overview: 73+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-18 17:30 Rodrigo Vivi [this message]
-- strict thread matches above, loose matches on Subject: below --
2023-11-23 19:03 [Intel-gfx] [PULL] drm-intel-next Jani Nikula
2023-11-23 19:39 ` Daniel Vetter
2023-10-19 16:18 Rodrigo Vivi
2023-10-12 13:42 Jani Nikula
2023-09-29 10:49 Jani Nikula
2023-08-10 19:53 Rodrigo Vivi
2023-08-03 18:56 Rodrigo Vivi
2023-06-05 14:20 Jani Nikula
2023-04-06 14:03 Rodrigo Vivi
2023-04-06 16:24 ` Daniel Vetter
2023-03-23 20:43 Rodrigo Vivi
2023-03-24 20:13 ` Daniel Vetter
2023-03-07 22:00 Rodrigo Vivi
2023-03-08 13:24 ` Rodrigo Vivi
2023-01-27 11:11 Jani Nikula
2023-01-12 12:06 Jani Nikula
2022-11-18 21:40 Rodrigo Vivi
2022-10-28 18:22 Rodrigo Vivi
2022-10-28 23:41 ` Ville Syrjälä
2022-11-01 22:29 ` Vivi, Rodrigo
2022-11-02 5:29 ` Ville Syrjälä
2022-09-16 12:09 Jani Nikula
2022-08-29 13:22 Jani Nikula
2022-09-15 11:55 ` Jani Nikula
2022-07-07 3:04 Rodrigo Vivi
2022-06-22 19:53 Rodrigo Vivi
2022-05-06 10:47 Jani Nikula
2022-04-13 15:51 Jani Nikula
2022-02-23 23:29 Rodrigo Vivi
2022-02-08 14:58 Rodrigo Vivi
2021-12-14 15:37 Jani Nikula
2021-11-30 15:04 Jani Nikula
2021-10-15 18:45 Rodrigo Vivi
2021-10-04 19:01 Rodrigo Vivi
2021-08-10 13:51 Jani Nikula
2021-06-09 21:30 Rodrigo Vivi
2021-05-19 19:10 Rodrigo Vivi
2021-04-01 9:06 Jani Nikula
2021-03-16 16:24 Jani Nikula
2021-01-29 22:53 Rodrigo Vivi
2021-01-27 14:08 Rodrigo Vivi
2021-01-27 21:51 ` Ville Syrjälä
2021-01-12 17:51 Rodrigo Vivi
2021-01-04 21:10 Rodrigo Vivi
2021-01-07 12:02 ` Daniel Vetter
2020-08-26 23:27 Rodrigo Vivi
2020-07-15 13:19 Jani Nikula
2020-07-15 13:33 ` Jani Nikula
2020-07-15 14:05 ` Daniel Vetter
2020-07-02 18:29 Jani Nikula
2020-05-15 16:07 Joonas Lahtinen
2020-04-30 12:49 Joonas Lahtinen
2020-05-13 17:10 ` Joonas Lahtinen
2020-05-14 1:28 ` Dave Airlie
2020-05-14 14:55 ` Joonas Lahtinen
2020-04-17 11:15 Joonas Lahtinen
2020-02-25 18:58 Rodrigo Vivi
2020-01-14 11:43 Jani Nikula
2020-01-14 12:05 ` Chris Wilson
2020-01-14 12:15 ` Jani Nikula
2019-12-23 17:53 Jani Nikula
2019-11-01 10:47 Joonas Lahtinen
2019-11-01 10:47 ` [Intel-gfx] " Joonas Lahtinen
2015-12-22 10:37 Daniel Vetter
2015-12-22 14:05 ` Daniel Vetter
2015-12-22 14:31 ` Chris Wilson
2015-12-22 16:31 ` [Intel-gfx] " Tvrtko Ursulin
2015-12-23 10:09 ` Chris Wilson
2014-04-28 13:26 Daniel Vetter
2014-05-06 13:08 ` [Intel-gfx] " Knut Petersen
2014-05-06 13:30 ` Jani Nikula
2014-05-06 18:59 ` Daniel Vetter
2014-05-06 20:04 ` Knut Petersen
2014-05-06 20:17 ` [Intel-gfx] " Daniel Vetter
2012-09-13 14:18 [pull] drm-intel-next Daniel Vetter
2012-09-14 13:55 ` [Intel-gfx] " Bobby Powers
2012-09-14 15:43 ` Daniel Vetter
2012-09-14 19:52 ` Paulo Zanoni
2012-01-05 3:35 [PULL] drm-intel-next Keith Packard
2012-01-05 15:24 ` Daniel Vetter
2012-01-05 17:58 ` [Intel-gfx] " Ben Widawsky
2012-01-05 18:02 ` Jesse Barnes
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200918173013.GA748558@intel.com \
--to=rodrigo.vivi@intel.com \
--cc=airlied@gmail.com \
--cc=daniel.vetter@ffwll.ch \
--cc=dim-tools@lists.freedesktop.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=mripard@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox