From: Matthew Auld <matthew.auld@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org,
"Thomas Hellström" <thomas.hellstrom@linux.intel.com>
Subject: [Intel-gfx] [PATCH v8 8/8] drm/i915/ttm: enable shmem tt backend
Date: Mon, 11 Oct 2021 15:56:19 +0100 [thread overview]
Message-ID: <20211011145619.1397733-8-matthew.auld@intel.com> (raw)
In-Reply-To: <20211011145619.1397733-1-matthew.auld@intel.com>
Turn on the shmem tt backend, and enable shrinking.
Signed-off-by: Matthew Auld <matthew.auld@intel.com>
Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
Reviewed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com>
---
drivers/gpu/drm/i915/gem/i915_gem_ttm.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/gem/i915_gem_ttm.c b/drivers/gpu/drm/i915/gem/i915_gem_ttm.c
index dfbce5607ddc..99e993caa3d4 100644
--- a/drivers/gpu/drm/i915/gem/i915_gem_ttm.c
+++ b/drivers/gpu/drm/i915/gem/i915_gem_ttm.c
@@ -1116,7 +1116,8 @@ static u64 i915_ttm_mmap_offset(struct drm_i915_gem_object *obj)
static const struct drm_i915_gem_object_ops i915_gem_ttm_obj_ops = {
.name = "i915_gem_object_ttm",
- .flags = I915_GEM_OBJECT_SELF_MANAGED_SHRINK_LIST,
+ .flags = I915_GEM_OBJECT_IS_SHRINKABLE |
+ I915_GEM_OBJECT_SELF_MANAGED_SHRINK_LIST,
.get_pages = i915_ttm_get_pages,
.put_pages = i915_ttm_put_pages,
--
2.26.3
next prev parent reply other threads:[~2021-10-11 15:01 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-11 14:56 [Intel-gfx] [PATCH v8 1/8] drm/i915/gem: Break out some shmem backend utils Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 2/8] drm/i915/ttm: add tt shmem backend Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 3/8] drm/i915/gtt: drop unneeded make_unshrinkable Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 4/8] drm/i915: drop unneeded make_unshrinkable in free_object Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 5/8] drm/i915: add some kernel-doc for shrink_pin and friends Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 6/8] drm/i915/ttm: move shrinker management into adjust_lru Matthew Auld
2021-10-11 14:56 ` [Intel-gfx] [PATCH v8 7/8] drm/i915/ttm: use cached system pages when evicting lmem Matthew Auld
2021-10-11 14:56 ` Matthew Auld [this message]
2021-10-11 16:02 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v8,1/8] drm/i915/gem: Break out some shmem backend utils Patchwork
2021-10-11 16:04 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-10-11 16:26 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-10-11 19:46 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211011145619.1397733-8-matthew.auld@intel.com \
--to=matthew.auld@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=thomas.hellstrom@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox