From: Michael Cheng <michael.cheng@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: michael.cheng@intel.com, lucas.demarchi@intel.com,
dri-devel@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v9 0/6] Use drm_clflush* instead of clflush
Date: Wed, 9 Feb 2022 17:26:11 -0800 [thread overview]
Message-ID: <20220210012617.1061641-1-michael.cheng@intel.com> (raw)
This patch series re-work a few i915 functions to use drm_clflush_virt_range
instead of calling clflush or clflushopt directly. This will prevent errors
when building for non-x86 architectures.
v2: s/PAGE_SIZE/sizeof(value) for Re-work intel_write_status_page and added
more patches to convert additional clflush/clflushopt to use drm_clflush*.
(Michael Cheng)
v3: Drop invalidate_csb_entries and directly invoke drm_clflush_virt_ran
v4: Remove extra memory barriers
v5: s/cache_clflush_range/drm_clflush_virt_range
v6: Fix up "Drop invalidate_csb_entries" to use correct parameters. Also
added in arm64 support for drm_clflush_virt_range.
v7: Re-order patches, and use correct macro for dcache flush for arm64.
v8: Remove ifdef for asm/cacheflush.
v9: Rebased
Michael Cheng (6):
drm: Add arch arm64 for drm_clflush_virt_range
drm/i915/gt: Re-work intel_write_status_page
drm/i915/gt: Drop invalidate_csb_entries
drm/i915/gt: Re-work reset_csb
drm/i915/: Re-work clflush_write32
drm/i915/gt: replace cache_clflush_range
drivers/gpu/drm/drm_cache.c | 5 +++++
.../gpu/drm/i915/gem/i915_gem_execbuffer.c | 8 +++-----
drivers/gpu/drm/i915/gt/gen8_ppgtt.c | 12 ++++++------
drivers/gpu/drm/i915/gt/intel_engine.h | 13 ++++---------
.../drm/i915/gt/intel_execlists_submission.c | 19 ++++++-------------
drivers/gpu/drm/i915/gt/intel_gtt.c | 2 +-
drivers/gpu/drm/i915/gt/intel_ppgtt.c | 2 +-
.../gpu/drm/i915/gt/uc/intel_guc_submission.c | 2 +-
8 files changed, 27 insertions(+), 36 deletions(-)
--
2.25.1
next reply other threads:[~2022-02-10 1:26 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-10 1:26 Michael Cheng [this message]
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 1/6] drm: Add arch arm64 for drm_clflush_virt_range Michael Cheng
2022-02-10 10:31 ` Tvrtko Ursulin
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 2/6] drm/i915/gt: Re-work intel_write_status_page Michael Cheng
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 3/6] drm/i915/gt: Drop invalidate_csb_entries Michael Cheng
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 4/6] drm/i915/gt: Re-work reset_csb Michael Cheng
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 5/6] drm/i915/: Re-work clflush_write32 Michael Cheng
2022-02-10 1:26 ` [Intel-gfx] [PATCH v9 6/6] drm/i915/gt: replace cache_clflush_range Michael Cheng
2022-02-10 1:38 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Use drm_clflush* instead of clflush (rev8) Patchwork
2022-02-10 1:39 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-02-10 2:12 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220210012617.1061641-1-michael.cheng@intel.com \
--to=michael.cheng@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox