From: Andi Shyti <andi.shyti@linux.intel.com>
To: Intel GFX <intel-gfx@lists.freedesktop.org>,
DRI Devel <dri-devel@lists.freedesktop.org>
Cc: Matthew Auld <matthew.auld@intel.com>,
Chris Wilson <chris@chris-wilson.co.uk>
Subject: [Intel-gfx] [PATCH v4 0/3] Clear TLB caches in all tiles when object is removed
Date: Wed, 11 May 2022 03:11:18 +0200 [thread overview]
Message-ID: <20220511011121.114226-1-andi.shyti@linux.intel.com> (raw)
Hi,
Maybe I should not send patches this late at night as I end up
messing things up and spamming sleeping people. Sorry for this
version 4.
The real fix is in patch 2. The rest is a helper that adds
the with_intel_gt_pm_if_awake() (from Chris) and one more check
on the status of the engine before accessing it for clearing the
TLB.
Andi
Changelog
=========
v3 -> v4
- Fix e-mail mismatch in author and in SoB (Sorry!).
v2 -> v3 (v2: https://patchwork.freedesktop.org/series/103835/)
- Add missing header file that was causing a compmile error.
- Fix wrong patch formatting.
v1 -> v2 (v1: https://patchwork.freedesktop.org/series/103831/)
- Add with_intel_gt_pm_if_awake() macro for gt specific wakeref.
- Check if an engine is awake before invalidating its TLB.
Andi Shyti (2):
drm/i915/gem: Flush TLBs for all the tiles when clearing an obj
drm/i915/gt: Skip TLB invalidation if the engine is not awake
Chris Wilson (1):
drm/i915/gt: Ignore TLB invalidations on idle engines
drivers/gpu/drm/i915/gem/i915_gem_pages.c | 12 +++++++++---
drivers/gpu/drm/i915/gt/intel_gt.c | 4 ++++
drivers/gpu/drm/i915/gt/intel_gt_pm.h | 4 ++++
3 files changed, 17 insertions(+), 3 deletions(-)
--
2.36.1
next reply other threads:[~2022-05-11 1:12 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-11 1:11 Andi Shyti [this message]
2022-05-11 1:11 ` [Intel-gfx] [PATCH v4 1/3] drm/i915/gt: Ignore TLB invalidations on idle engines Andi Shyti
2022-05-11 8:26 ` Tvrtko Ursulin
2022-05-11 1:11 ` [Intel-gfx] [PATCH v4 2/3] drm/i915/gem: Flush TLBs for all the tiles when clearing an obj Andi Shyti
2022-05-11 1:11 ` [Intel-gfx] [PATCH v4 3/3] drm/i915/gt: Skip TLB invalidation if the engine is not awake Andi Shyti
2022-05-11 2:08 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Clear TLB caches in all tiles when object is removed Patchwork
2022-05-11 2:08 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-05-11 2:30 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220511011121.114226-1-andi.shyti@linux.intel.com \
--to=andi.shyti@linux.intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.auld@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox