public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: Jonathan Cavitt <jonathan.cavitt@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: janusz.krzysztofik@intel.com, andi.shyti@intel.com,
	matthew.d.roper@intel.com, jonathan.cavitt@intel.com,
	saurabhg.gupta@intel.com, chris.p.wilson@linux.intel.com,
	nirmoy.das@intel.com
Subject: [Intel-gfx] [PATCH v16 2/7] drm/i915/guc: Add CT size delay helper
Date: Mon, 16 Oct 2023 07:51:04 -0700	[thread overview]
Message-ID: <20231016145109.2843611-3-jonathan.cavitt@intel.com> (raw)
In-Reply-To: <20231016145109.2843611-1-jonathan.cavitt@intel.com>

As of now, there is no mechanism for tracking a given request's
progress through the queue.  Instead, add a helper that returns
an estimated maximum time the queue should take to drain if
completely full.

Suggested-by: John Harrison <john.c.harrison@intel.com>
Signed-off-by: Jonathan Cavitt <jonathan.cavitt@intel.com>
Reviewed-by: Andi Shyti <andi.shyti@linux.intel.com>
Acked-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Nirmoy Das <nirmoy.das@intel.com>
Reviewed-by: John Harrison <john.c.harrison@intel.com>
---
 drivers/gpu/drm/i915/gt/uc/intel_guc_ct.c | 27 +++++++++++++++++++++++
 drivers/gpu/drm/i915/gt/uc/intel_guc_ct.h |  2 ++
 2 files changed, 29 insertions(+)

diff --git a/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.c b/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.c
index c33210ead1ef7..03b616ba4ebb7 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.c
@@ -103,6 +103,33 @@ enum { CTB_SEND = 0, CTB_RECV = 1 };
 
 enum { CTB_OWNER_HOST = 0 };
 
+/*
+ * Some H2G commands involve a synchronous response that the driver needs
+ * to wait for. In such cases, a timeout is required to prevent the driver
+ * from waiting forever in the case of an error (either no error response
+ * is defined in the protocol or something has died and requires a reset).
+ * The specific command may be defined as having a time bound response but
+ * the CT is a queue and that time guarantee only starts from the point
+ * when the command reaches the head of the queue and is processed by GuC.
+ *
+ * Ideally there would be a helper to report the progress of a given
+ * command through the CT. However, that would require a significant
+ * amount of work in the CT layer. In the meantime, provide a reasonable
+ * estimation of the worst case latency it should take for the entire
+ * queue to drain. And therefore, how long a caller should wait before
+ * giving up on their request. The current estimate is based on empirical
+ * measurement of a test that fills the buffer with context creation and
+ * destruction requests as they seem to be the slowest operation.
+ */
+long intel_guc_ct_max_queue_time_jiffies(void)
+{
+	/*
+	 * A 4KB buffer full of context destroy commands takes a little
+	 * over a second to process so bump that to 2s to be super safe.
+	 */
+	return (CTB_H2G_BUFFER_SIZE * HZ) / SZ_2K;
+}
+
 static void ct_receive_tasklet_func(struct tasklet_struct *t);
 static void ct_incoming_request_worker_func(struct work_struct *w);
 
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.h b/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.h
index 58e42901ff498..2c4bb9a941be6 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.h
+++ b/drivers/gpu/drm/i915/gt/uc/intel_guc_ct.h
@@ -104,6 +104,8 @@ struct intel_guc_ct {
 #endif
 };
 
+long intel_guc_ct_max_queue_time_jiffies(void);
+
 void intel_guc_ct_init_early(struct intel_guc_ct *ct);
 int intel_guc_ct_init(struct intel_guc_ct *ct);
 void intel_guc_ct_fini(struct intel_guc_ct *ct);
-- 
2.25.1


  parent reply	other threads:[~2023-10-16 15:02 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-10-16 14:51 [Intel-gfx] [PATCH v16 0/7] drm/i915: Define and use GuC and CTB TLB invalidation routines Jonathan Cavitt
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 1/7] drm/i915: Add GuC TLB Invalidation device info flags Jonathan Cavitt
2023-10-16 14:51 ` Jonathan Cavitt [this message]
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 3/7] drm/i915: Define and use GuC and CTB TLB invalidation routines Jonathan Cavitt
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 4/7] drm/i915: No TLB invalidation on suspended GT Jonathan Cavitt
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 5/7] drm/i915: No TLB invalidation on wedged GT Jonathan Cavitt
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 6/7] drm/i915/gt: Increase sleep in gt_tlb selftest sanitycheck Jonathan Cavitt
2023-10-16 14:51 ` [Intel-gfx] [PATCH v16 7/7] drm/i915: Enable GuC TLB invalidations for MTL Jonathan Cavitt
2023-10-16 15:14 ` [Intel-gfx] [PATCH v16 0/7] drm/i915: Define and use GuC and CTB TLB invalidation routines Cavitt, Jonathan
2023-10-17  0:30 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev2) Patchwork
2023-10-17  0:30 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17  0:46 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-10-17  1:55 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2023-10-17  3:55 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev3) Patchwork
2023-10-17  3:55 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17  4:08 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2023-10-17  5:59 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2023-10-17  8:14 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev4) Patchwork
2023-10-17  8:14 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17  8:32 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-10-17 10:32 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev5) Patchwork
2023-10-17 10:32 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17 10:50 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-10-17 11:32 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev6) Patchwork
2023-10-17 11:32 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17 11:50 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-10-17 12:35 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev7) Patchwork
2023-10-17 12:35 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17 12:42 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-10-17 15:14 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Define and use GuC and CTB TLB invalidation routines (rev8) Patchwork
2023-10-17 15:14 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-10-17 15:31 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20231016145109.2843611-3-jonathan.cavitt@intel.com \
    --to=jonathan.cavitt@intel.com \
    --cc=andi.shyti@intel.com \
    --cc=chris.p.wilson@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=janusz.krzysztofik@intel.com \
    --cc=matthew.d.roper@intel.com \
    --cc=nirmoy.das@intel.com \
    --cc=saurabhg.gupta@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox