From: Gustavo Sousa <gustavo.sousa@intel.com>
To: intel-xe@lists.freedesktop.org, intel-gfx@lists.freedesktop.org
Cc: "Ankit Nautiyal" <ankit.k.nautiyal@intel.com>,
"Dnyaneshwar Bhadane" <dnyaneshwar.bhadane@intel.com>,
"Gustavo Sousa" <gustavo.sousa@intel.com>,
"Jouni Högander" <jouni.hogander@intel.com>,
"Juha-pekka Heikkila" <juha-pekka.heikkila@intel.com>,
"Luca Coelho" <luciano.coelho@intel.com>,
"Lucas De Marchi" <lucas.demarchi@intel.com>,
"Matt Atwood" <matthew.s.atwood@intel.com>,
"Matt Roper" <matthew.d.roper@intel.com>,
"Ravi Kumar Vodapalli" <ravi.kumar.vodapalli@intel.com>,
"Shekhar Chauhan" <shekhar.chauhan@intel.com>,
"Vinod Govindapillai" <vinod.govindapillai@intel.com>,
"Imre Deak" <imre.deak@intel.com>,
"Jani Nikula" <jani.nikula@linux.intel.com>,
"Suraj Kandpal" <suraj.kandpal@intel.com>,
"Jani Nikula" <jani.nikula@intel.com>,
"Ville Syrjälä" <ville.syrjala@linux.intel.com>,
"Sai Teja Pottumuttu" <sai.teja.pottumuttu@intel.com>
Subject: [PATCH v5 0/8] drm/i915/display: Add initial support for Xe3p_LPD
Date: Fri, 14 Nov 2025 17:52:07 -0300 [thread overview]
Message-ID: <20251114-xe3p_lpd-basic-enabling-v5-0-c183388367f4@intel.com> (raw)
This series adds initial support for Xe3p_LPD, Intel's display
architecture with IP version 35.
This series contains basic enabling patches and does not provide
complete support for the display IP yet. More involved features, like
the new PHY implementation and ALPM are implemented as separate patch
series.
Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
---
Changes in v5:
- Dropped patch "drm/i915/wm: Do not make latency values monotonic on
Xe3 onward", as it needs a bit more discussion and is not critical for
this series.
- Dropped patch "drm/i915/xe3p_lpd: Extend Type-C flow for static DDI
allocation". I'll send it as a standalone patch.
- Incorporated review feedback for the other patches. Please check the
changelog in the individual patches for details.
- Link to v4: https://patch.msgid.link/20251107-xe3p_lpd-basic-enabling-v4-0-ab3367f65f15@intel.com
Changes in v4:
- Skipped patches from v3 that were already applied.
- Dropped patch "drm/i915/xe3p_lpd: Enable system caching for FBC" with
the expectation that its next version will be sent as a standalone
patch.
- Link to v3: https://patch.msgid.link/20251103-xe3p_lpd-basic-enabling-v3-0-00e87b510ae7@intel.com
Changes in v3:
- Reshuffled patches so that most of the ones already containing a r-b
are placed at the start.
- Dropped "drm/i915/xe3p_lpd: Wait for AUX channel power status", as a
similar patch was already applied from a patch series dedicated to LT
PHY
(https://lore.kernel.org/all/20251101032513.4171255-25-suraj.kandpal@intel.com/).
- Dropped patches related to UINT16 plane formats, as they were
incomplete and were not specific to Xe3p_LPD.
- Dropped FBC related patches, as Vinod is handling them as a separated
series
(https://lore.kernel.org/intel-gfx/20251027134001.325064-1-vinod.govindapillai@intel.com/)
- Dropped "drm/i915/xe3p_lpd: PSR SU minimum lines is 4", since that
change is not valid according to Bspec.
- Incorporated review feedback on the other patches. Please check the
changelog in the individual patches for details.
- Link to v2: https://lore.kernel.org/r/20251021-xe3p_lpd-basic-enabling-v2-0-10eae6d655b8@intel.com
Changes in v2:
- Incorporated review feedback. Please check the changelog in the
patches for details.
- Link to v1: https://lore.kernel.org/r/20251015-xe3p_lpd-basic-enabling-v1-0-d2d1e26520aa@intel.com
---
Gustavo Sousa (7):
drm/i915/vbt: Add fields dedicated_external and dyn_port_over_tc
drm/i915/power: Use intel_encoder_is_tc()
drm/i915/display: Handle dedicated external ports in intel_encoder_is_tc()
drm/i915/xe3p_lpd: Handle underrun debug bits
drm/i915/display: Use platform check in HAS_LT_PHY()
drm/i915/display: Move HAS_LT_PHY() to intel_display_device.h
drm/i915/display: Use HAS_LT_PHY() for LT PHY AUX power
Sai Teja Pottumuttu (1):
drm/i915/nvls: Add NVL-S display support
drivers/gpu/drm/i915/display/intel_bios.c | 73 +++++++++++++-
drivers/gpu/drm/i915/display/intel_bios.h | 2 +
drivers/gpu/drm/i915/display/intel_ddi.c | 11 +++
drivers/gpu/drm/i915/display/intel_display.c | 16 ++-
.../gpu/drm/i915/display/intel_display_device.c | 5 +
.../gpu/drm/i915/display/intel_display_device.h | 6 +-
.../drm/i915/display/intel_display_power_well.c | 49 +++++----
drivers/gpu/drm/i915/display/intel_display_regs.h | 16 +++
drivers/gpu/drm/i915/display/intel_display_types.h | 1 +
drivers/gpu/drm/i915/display/intel_fbc.c | 50 ++++++++++
drivers/gpu/drm/i915/display/intel_fbc.h | 3 +
drivers/gpu/drm/i915/display/intel_fbc_regs.h | 2 +
drivers/gpu/drm/i915/display/intel_fifo_underrun.c | 109 +++++++++++++++++++++
drivers/gpu/drm/i915/display/intel_lt_phy.h | 2 -
drivers/gpu/drm/i915/display/intel_vbt_defs.h | 3 +-
15 files changed, 324 insertions(+), 24 deletions(-)
---
base-commit: 5f250ba2e3bb0b4541473f2bd5dd8a8f22305b61
change-id: 20251014-xe3p_lpd-basic-enabling-eb4424698b44
Best regards,
--
Gustavo Sousa <gustavo.sousa@intel.com>
next reply other threads:[~2025-11-14 20:53 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-14 20:52 Gustavo Sousa [this message]
2025-11-14 20:52 ` [PATCH v5 1/8] drm/i915/vbt: Add fields dedicated_external and dyn_port_over_tc Gustavo Sousa
2025-11-19 13:34 ` Imre Deak
2025-11-14 20:52 ` [PATCH v5 2/8] drm/i915/power: Use intel_encoder_is_tc() Gustavo Sousa
2025-11-19 13:35 ` Imre Deak
2025-11-14 20:52 ` [PATCH v5 3/8] drm/i915/display: Handle dedicated external ports in intel_encoder_is_tc() Gustavo Sousa
2025-11-19 13:36 ` Imre Deak
2025-11-14 20:52 ` [PATCH v5 4/8] drm/i915/xe3p_lpd: Handle underrun debug bits Gustavo Sousa
2025-11-19 19:06 ` Matt Roper
2025-11-21 23:20 ` Matt Atwood
2025-11-14 20:52 ` [PATCH v5 5/8] drm/i915/nvls: Add NVL-S display support Gustavo Sousa
2025-11-14 20:52 ` [PATCH v5 6/8] drm/i915/display: Use platform check in HAS_LT_PHY() Gustavo Sousa
2025-11-14 20:52 ` [PATCH v5 7/8] drm/i915/display: Move HAS_LT_PHY() to intel_display_device.h Gustavo Sousa
2025-11-14 20:52 ` [PATCH v5 8/8] drm/i915/display: Use HAS_LT_PHY() for LT PHY AUX power Gustavo Sousa
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251114-xe3p_lpd-basic-enabling-v5-0-c183388367f4@intel.com \
--to=gustavo.sousa@intel.com \
--cc=ankit.k.nautiyal@intel.com \
--cc=dnyaneshwar.bhadane@intel.com \
--cc=imre.deak@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=jani.nikula@linux.intel.com \
--cc=jouni.hogander@intel.com \
--cc=juha-pekka.heikkila@intel.com \
--cc=lucas.demarchi@intel.com \
--cc=luciano.coelho@intel.com \
--cc=matthew.d.roper@intel.com \
--cc=matthew.s.atwood@intel.com \
--cc=ravi.kumar.vodapalli@intel.com \
--cc=sai.teja.pottumuttu@intel.com \
--cc=shekhar.chauhan@intel.com \
--cc=suraj.kandpal@intel.com \
--cc=ville.syrjala@linux.intel.com \
--cc=vinod.govindapillai@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox