Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Hogander, Jouni" <jouni.hogander@intel.com>
To: "intel-xe@lists.freedesktop.org" <intel-xe@lists.freedesktop.org>,
	"dri-devel@lists.freedesktop.org"
	<dri-devel@lists.freedesktop.org>,
	"Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Subject: Re: [PATCH v3 02/12] drm/dp: Add Panel Replay capability bits from DP2.1 specification
Date: Wed, 21 May 2025 11:54:36 +0000	[thread overview]
Message-ID: <4a42fb09e6284842f44cc3a1042a97848251d385.camel@intel.com> (raw)
In-Reply-To: <132216ae-bc1b-40ba-878a-b6d250104882@intel.com>

On Wed, 2025-05-21 at 16:15 +0530, Nautiyal, Ankit K wrote:
> 
> On 5/21/2025 3:02 PM, Jouni Högander wrote:
> > Add PANEL REPLAY CAPABILITY register (0xb1) bits.
> > 
> > v2: comment about DP2.1 changed as DP2.1a
> > 
> > Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> > ---
> >   include/drm/display/drm_dp.h | 10 ++++++++--
> >   1 file changed, 8 insertions(+), 2 deletions(-)
> > 
> > diff --git a/include/drm/display/drm_dp.h
> > b/include/drm/display/drm_dp.h
> > index 3371e2edd9e9..c0579f827999 100644
> > --- a/include/drm/display/drm_dp.h
> > +++ b/include/drm/display/drm_dp.h
> > @@ -554,8 +554,14 @@
> >   
> >   #define DP_PANEL_REPLAY_CAP_SIZE	7
> >   
> > -#define DP_PANEL_REPLAY_CAP_CAPABILITY			0xb1
> > -# define DP_PANEL_REPLAY_SU_GRANULARITY_REQUIRED	(1 << 5)
> > +#define
> > DP_PANEL_REPLAY_CAP_CAPABILITY					0xb1
> > +# define
> > DP_PANEL_REPLAY_DSC_DECODE_CAPABILITY_IN_PR_SHIFT			1 /* DP 2.1a */
> > +# define
> > DP_PANEL_REPLAY_DSC_DECODE_CAPABILITY_IN_PR_MASK			(3 << 1)
> 
> Thanks for clarification about DP2.1 a.
> 
> IMHO if we are using the shift 
> DP_PANEL_REPLAY_DSC_DECODE_CAPABILITY_IN_PR_SHIFT1
> then perhaps DP_PANEL_REPLAY_DSC_DECODE_CAPABILITY_IN_PR_MASK should
> be:
> (3<<DP_PANEL_REPLAY_DSC_DECODE_CAPABILITY_IN_PR_SHIFT)
> 
> Also the DSC decode capability can be the unshifted:
> 
> #defineDP_DSC_DECODE_CAPABILITY_IN_PR_SUPPORTED0x00
> #defineDP_DSC_DECODE_CAPABILITY_IN_PR_FULL_FRAME_ONLY0x01
> #defineDP_DSC_DECODE_CAPABILITY_IN_PR_NOT_SUPPORTED0x02
> #defineDP_DSC_DECODE_CAPABILITY_IN_PR_RESERVED0x03
> 
> We can use shifted macros too but imho, these would be easier to re-
> use.

Changed this as suggested here. Please re-check.

BR,

Jouni Högander

> 
> Regards,
> Ankit
> 
> 
> > +# define
> > DP_PANEL_REPLAY_ASYNC_VIDEO_TIMING_NOT_SUPPORTED_IN_PR			(1
> > << 3)
> > +# define
> > DP_PANEL_REPLAY_DSC_CRC_OF_MULTIPLE_SUS_SUPPORTED			(1 << 4)
> > +# define
> > DP_PANEL_REPLAY_SU_GRANULARITY_REQUIRED				(1 << 5)
> > +# define
> > DP_PANEL_REPLAY_SU_Y_GRANULARITY_EXTENDED_CAPABILITY_SUPPORTED	
> > 	(1 << 6)
> > +# define
> > DP_PANEL_REPLAY_LINK_OFF_SUPPORTED_IN_PR_AFTER_ADAPTIVE_SYNC_SDP
> > 	(1 << 7)
> >   
> >   #define DP_PANEL_REPLAY_CAP_X_GRANULARITY		0xb2
> >   #define DP_PANEL_REPLAY_CAP_Y_GRANULARITY		0xb4


  reply	other threads:[~2025-05-21 11:55 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-05-21  9:32 [PATCH v3 00/12] Panel Replay + Adaptive sync Jouni Högander
2025-05-21  9:32 ` [PATCH v3 01/12] drm/panelreplay: Panel Replay capability DPCD register definitions Jouni Högander
2025-05-21  9:32 ` [PATCH v3 02/12] drm/dp: Add Panel Replay capability bits from DP2.1 specification Jouni Högander
2025-05-21 10:45   ` Nautiyal, Ankit K
2025-05-21 11:54     ` Hogander, Jouni [this message]
2025-05-21  9:32 ` [PATCH v3 03/12] drm/i915/psr: Read all Panel Replay capability registers from DPCD Jouni Högander
2025-05-21  9:32 ` [PATCH v3 04/12] drm/i915/alpm: Add PR_ALPM_CTL register definitions Jouni Högander
2025-05-21  9:32 ` [PATCH v3 05/12] drm/i915/alpm: Write PR_ALPM_CTL register Jouni Högander
2025-05-21  9:32 ` [PATCH v3 06/12] drm/i915/psr: Add interface to check if AUXLess ALPM is needed by PSR Jouni Högander
2025-05-21  9:32 ` [PATCH v3 07/12] drm/i915/alpm: Add new interface to check if AUXLess ALPM is used Jouni Högander
2025-05-21  9:32 ` [PATCH v3 08/12] drm/i915/alpm: Move port alpm configuration Jouni Högander
2025-05-21  9:32 ` [PATCH v3 09/12] drm/i915/display: Add PHY_CMN1_CONTROL register definitions Jouni Högander
2025-05-21  9:32 ` [PATCH v3 10/12] drm/i915/display: Add function to configure LFPS sending Jouni Högander
2025-05-21  9:32 ` [PATCH v3 11/12] drm/i915/psr: Fix using wrong mask in REG_FIELD_PREP Jouni Högander
2025-05-21  9:32 ` [PATCH v3 12/12] drm/i915/psr: Do not disable Panel Replay in case VRR is enabled Jouni Högander

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=4a42fb09e6284842f44cc3a1042a97848251d385.camel@intel.com \
    --to=jouni.hogander@intel.com \
    --cc=ankit.k.nautiyal@intel.com \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox