From: "Souza, Jose" <jose.souza@intel.com>
To: "Kulkarni, Vandita" <vandita.kulkarni@intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Cc: "Nikula, Jani" <jani.nikula@intel.com>
Subject: Re: [PATCH 2/2] drm/i915/ehl/dsi: Enable AFE over PPI strap
Date: Wed, 19 Jun 2019 23:25:11 +0000 [thread overview]
Message-ID: <6f2a22b69ad9126d0ec81adcc54ca5cb47445d37.camel@intel.com> (raw)
In-Reply-To: <57510F3E2013164E925CD03ED7512A3B7FF42CF4@BGSMSX110.gar.corp.intel.com>
On Wed, 2019-06-19 at 10:51 +0530, Kulkarni, Vandita wrote:
> > -----Original Message-----
> > From: Kulkarni, Vandita
> > Sent: Wednesday, June 19, 2019 10:49 AM
> > To: José Roberto de Souza <jose.souza@intel.com>; intel-
> > gfx@lists.freedesktop.org
> > Cc: Nikula, Jani <jani.nikula@intel.com>
> > Subject: RE: [Intel-gfx] [PATCH 2/2] drm/i915/ehl/dsi: Enable AFE
> > over PPI strap
> >
> > > -----Original Message-----
> > > From: Intel-gfx <intel-gfx-bounces@lists.freedesktop.org> On
> > > Behalf Of
> > > José Roberto de Souza
> > > Sent: Wednesday, June 19, 2019 1:30 AM
> > > To: intel-gfx@lists.freedesktop.org
> > > Cc: Nikula, Jani <jani.nikula@intel.com>
> > > Subject: [Intel-gfx] [PATCH 2/2] drm/i915/ehl/dsi: Enable AFE
> > > over PPI
> > > strap
> > >
> > > The other additional step in the DSI sequqence for EHL.
> A correction in "sequence" will be needed though.
Thanks, I will fix that.
>
> Thanks,
> Vandita
> > > BSpec: 20597
> > > Cc: Uma Shankar <uma.shankar@intel.com>
> > > Cc: Jani Nikula <jani.nikula@intel.com>
> > > Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
> > > ---
> > Looks good to me.
> > Reviewed-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
> >
> > Thanks.
> > Vandita
> > > drivers/gpu/drm/i915/display/icl_dsi.c | 8 ++++++++
> > > drivers/gpu/drm/i915/i915_reg.h | 4 ++++
> > > 2 files changed, 12 insertions(+)
> > >
> > > diff --git a/drivers/gpu/drm/i915/display/icl_dsi.c
> > > b/drivers/gpu/drm/i915/display/icl_dsi.c
> > > index ee85428b309f..3a601c739fc6 100644
> > > --- a/drivers/gpu/drm/i915/display/icl_dsi.c
> > > +++ b/drivers/gpu/drm/i915/display/icl_dsi.c
> > > @@ -542,6 +542,14 @@ static void
> > > gen11_dsi_setup_dphy_timings(struct
> > > intel_encoder *encoder)
> > > I915_WRITE(DSI_TA_TIMING_PARAM(port), tmp);
> > > }
> > > }
> > > +
> > > + if (IS_ELKHARTLAKE(dev_priv)) {
> > > + for_each_dsi_port(port, intel_dsi->ports) {
> > > + tmp = I915_READ(ICL_DPHY_CHKN(port));
> > > + tmp |= ICL_DPHY_CHKN_AFE_OVER_PPI_STRAP;
> > > + I915_WRITE(ICL_DPHY_CHKN(port), tmp);
> > > + }
> > > + }
> > > }
> > >
> > > static void gen11_dsi_gate_clocks(struct intel_encoder *encoder)
> > > diff
> > > --git a/drivers/gpu/drm/i915/i915_reg.h
> > > b/drivers/gpu/drm/i915/i915_reg.h index
> > > 1f2c3ebdf87b..dc7b34cf8b42 100644
> > > --- a/drivers/gpu/drm/i915/i915_reg.h
> > > +++ b/drivers/gpu/drm/i915/i915_reg.h
> > > @@ -1993,6 +1993,10 @@ enum i915_power_well_id {
> > > #define N_SCALAR(x) ((x) << 24)
> > > #define N_SCALAR_MASK (0x7F << 24)
> > >
> > > +#define _ICL_DPHY_CHKN_REG 0x194
> > > +#define ICL_DPHY_CHKN(port)
> > > _MMIO(_ICL_COMBOPHY(port) + _ICL_DPHY_CHKN_REG)
> > > +#define ICL_DPHY_CHKN_AFE_OVER_PPI_STRAP (1 << 7)
> > > +
> > > #define MG_PHY_PORT_LN(ln, port, ln0p1, ln0p2, ln1p1) \
> > > _MMIO(_PORT((port) - PORT_C, ln0p1, ln0p2) + (ln) * ((ln1p1) -
> > > (ln0p1)))
> > >
> > > --
> > > 2.22.0
> > >
> > > _______________________________________________
> > > Intel-gfx mailing list
> > > Intel-gfx@lists.freedesktop.org
> > > https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2019-06-19 23:25 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-06-18 19:59 [PATCH 1/2] drm/i915/ehl/dsi: Set lane latency optimization for DW1 José Roberto de Souza
2019-06-18 20:00 ` [PATCH 2/2] drm/i915/ehl/dsi: Enable AFE over PPI strap José Roberto de Souza
2019-06-19 5:19 ` Kulkarni, Vandita
2019-06-19 5:21 ` Kulkarni, Vandita
2019-06-19 23:25 ` Souza, Jose [this message]
2019-06-19 22:52 ` Matt Roper
2019-06-19 23:16 ` Souza, Jose
2019-06-18 21:13 ` ✗ Fi.CI.BAT: failure for series starting with [1/2] drm/i915/ehl/dsi: Set lane latency optimization for DW1 Patchwork
2019-06-19 9:05 ` ✓ Fi.CI.BAT: success for series starting with [1/2] drm/i915/ehl/dsi: Set lane latency optimization for DW1 (rev3) Patchwork
2019-06-19 22:38 ` [PATCH 1/2] drm/i915/ehl/dsi: Set lane latency optimization for DW1 Matt Roper
2019-06-19 23:15 ` Souza, Jose
2019-06-19 23:53 ` ✓ Fi.CI.IGT: success for series starting with [1/2] drm/i915/ehl/dsi: Set lane latency optimization for DW1 (rev3) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=6f2a22b69ad9126d0ec81adcc54ca5cb47445d37.camel@intel.com \
--to=jose.souza@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=vandita.kulkarni@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox