From: Madhav Chauhan <madhav.chauhan@intel.com>
To: Jani Nikula <jani.nikula@intel.com>, intel-gfx@lists.freedesktop.org
Subject: Re: [PATCH v10 05/15] drm/i915/icl: Get HW state for DSI encoder
Date: Fri, 2 Nov 2018 19:00:49 +0530 [thread overview]
Message-ID: <7f72bb97-8d54-3b1e-d3e1-35d59e9baf66@intel.com> (raw)
In-Reply-To: <9647901f2ea852e92f57b5f75dd5a8df84e23daf.1541158986.git.jani.nikula@intel.com>
On 11/2/2018 5:17 PM, Jani Nikula wrote:
> From: Madhav Chauhan <madhav.chauhan@intel.com>
>
> This patch read out the current hw state for DSI and
> return true if encoder is active.
>
> v2 by Jani:
> - Squash connector get hw state hook here
> - Squash encode get hw state fix here
>
> v3 by Jani:
> - Add encoder->get_power_domains() (Imre)
>
> v4 by Jani:
> - Make encoder->get_power_domains() sensible... (Imre)
Changes looks fine to me.
Regards,
Madhav
>
> Cc: Imre Deak <imre.deak@intel.com>
> Signed-off-by: Madhav Chauhan <madhav.chauhan@intel.com>
> Signed-off-by: Jani Nikula <jani.nikula@intel.com>
> ---
> drivers/gpu/drm/i915/icl_dsi.c | 57 ++++++++++++++++++++++++++++++++++++++++++
> 1 file changed, 57 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/icl_dsi.c b/drivers/gpu/drm/i915/icl_dsi.c
> index b47e837f4493..1881825432cb 100644
> --- a/drivers/gpu/drm/i915/icl_dsi.c
> +++ b/drivers/gpu/drm/i915/icl_dsi.c
> @@ -1068,6 +1068,60 @@ static void gen11_dsi_get_config(struct intel_encoder *encoder,
> pipe_config->port_clock = pixel_clk;
> }
>
> +static u64 gen11_dsi_get_power_domains(struct intel_encoder *encoder,
> + struct intel_crtc_state *crtc_state)
> +{
> + struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
> + u64 domains = 0;
> + enum port port;
> +
> + for_each_dsi_port(port, intel_dsi->ports)
> + domains |= (port == PORT_A ? POWER_DOMAIN_PORT_DDI_A_IO :
> + POWER_DOMAIN_PORT_DDI_B_IO);
> +
> + return domains;
> +}
> +
> +static bool gen11_dsi_get_hw_state(struct intel_encoder *encoder,
> + enum pipe *pipe)
> +{
> + struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
> + struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
> + u32 tmp;
> + enum port port;
> + enum transcoder dsi_trans;
> + bool ret = false;
> +
> + if (!intel_display_power_get_if_enabled(dev_priv,
> + encoder->power_domain))
> + return false;
> +
> + for_each_dsi_port(port, intel_dsi->ports) {
> + dsi_trans = dsi_port_to_transcoder(port);
> + tmp = I915_READ(TRANS_DDI_FUNC_CTL(dsi_trans));
> + switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
> + case TRANS_DDI_EDP_INPUT_A_ON:
> + *pipe = PIPE_A;
> + break;
> + case TRANS_DDI_EDP_INPUT_B_ONOFF:
> + *pipe = PIPE_B;
> + break;
> + case TRANS_DDI_EDP_INPUT_C_ONOFF:
> + *pipe = PIPE_C;
> + break;
> + default:
> + DRM_ERROR("Invalid PIPE input\n");
> + goto out;
> + }
> +
> + tmp = I915_READ(PIPECONF(dsi_trans));
> + ret = tmp & PIPECONF_ENABLE;
> + }
> +out:
> + intel_display_power_put(dev_priv, encoder->power_domain);
> + return ret;
> +}
> +
> static void gen11_dsi_encoder_destroy(struct drm_encoder *encoder)
> {
> intel_encoder_destroy(encoder);
> @@ -1181,10 +1235,12 @@ void icl_dsi_init(struct drm_i915_private *dev_priv)
> encoder->disable = gen11_dsi_disable;
> encoder->port = port;
> encoder->get_config = gen11_dsi_get_config;
> + encoder->get_hw_state = gen11_dsi_get_hw_state;
> encoder->type = INTEL_OUTPUT_DSI;
> encoder->cloneable = 0;
> encoder->crtc_mask = BIT(PIPE_A) | BIT(PIPE_B) | BIT(PIPE_C);
> encoder->power_domain = POWER_DOMAIN_PORT_DSI;
> + encoder->get_power_domains = gen11_dsi_get_power_domains;
>
> /* register DSI connector with DRM subsystem */
> drm_connector_init(dev, connector, &gen11_dsi_connector_funcs,
> @@ -1193,6 +1249,7 @@ void icl_dsi_init(struct drm_i915_private *dev_priv)
> connector->display_info.subpixel_order = SubPixelHorizontalRGB;
> connector->interlace_allowed = false;
> connector->doublescan_allowed = false;
> + intel_connector->get_hw_state = intel_connector_get_hw_state;
>
> /* attach connector to encoder */
> intel_connector_attach_encoder(intel_connector, encoder);
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-11-02 13:30 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-02 11:47 [PATCH v10 00/15] drm/i915/icl: dsi enabling Jani Nikula
2018-11-02 11:47 ` [PATCH v10 01/15] drm/i915/icl: Allocate DSI encoder/connector Jani Nikula
2018-11-02 11:47 ` [PATCH v10 02/15] drm/i915/icl: Fill DSI ports info Jani Nikula
2018-11-02 11:47 ` [PATCH v10 03/15] drm/i915/icl: Allocate DSI hosts and imlement host transfer Jani Nikula
2018-11-02 11:47 ` [PATCH v10 04/15] drm/i915/icl: Add get config functionality for DSI Jani Nikula
2018-11-02 11:47 ` [PATCH v10 05/15] drm/i915/icl: Get HW state for DSI encoder Jani Nikula
2018-11-02 13:30 ` Madhav Chauhan [this message]
2018-11-08 14:29 ` Lisovskiy, Stanislav
2018-11-02 11:47 ` [PATCH v10 06/15] drm/i915/icl: Add DSI encoder remaining functions Jani Nikula
2018-11-02 12:20 ` Madhav Chauhan
2018-11-02 11:47 ` [PATCH v10 07/15] drm/i915/icl: Configure DSI Dual link mode Jani Nikula
2018-11-02 11:47 ` [PATCH v10 08/15] drm/i915/icl: Consider DSI for getting transcoder state Jani Nikula
2018-11-02 11:47 ` [PATCH v10 09/15] drm/i915/icl: Get pipe timings for DSI Jani Nikula
2018-11-02 11:47 ` [PATCH v10 10/15] drm/i915/icl: Define missing bitfield for shortplug reg Jani Nikula
2018-11-02 11:47 ` [PATCH v10 11/15] drm/i915/icl: Define Panel power ctrl register Jani Nikula
2018-11-02 11:47 ` [PATCH v10 12/15] drm/i915/icl: Define display GPIO pins for DSI Jani Nikula
2018-11-02 11:47 ` [PATCH v10 13/15] drm/i915/icl: add dummy DSI GPIO element execution function Jani Nikula
2018-11-02 11:54 ` Madhav Chauhan
2018-11-02 13:10 ` Jani Nikula
2018-11-02 11:47 ` [PATCH v10 14/15] HACK: drm/i915/icl: Add changes to program DSI panel GPIOs Jani Nikula
2018-11-02 11:47 ` [PATCH v10 15/15] HACK: drm/i915/icl: Configure backlight functions for DSI Jani Nikula
2018-11-02 11:49 ` [PATCH v10 00/15] drm/i915/icl: dsi enabling Jani Nikula
2018-11-02 12:26 ` ✗ Fi.CI.CHECKPATCH: warning for drm/i915/icl: dsi enabling (rev5) Patchwork
2018-11-02 12:30 ` ✗ Fi.CI.SPARSE: " Patchwork
2018-11-02 12:44 ` ✗ Fi.CI.BAT: failure " Patchwork
2018-11-02 13:45 ` [PATCH v10 00/15] drm/i915/icl: dsi enabling Jani Nikula
2018-11-02 18:33 ` Madhav Chauhan
2018-11-03 19:16 ` Jani Nikula
2018-11-05 5:46 ` Kulkarni, Vandita
2018-11-05 9:32 ` Chauhan, Madhav
2018-11-05 9:55 ` Kulkarni, Vandita
2018-11-05 10:16 ` Chauhan, Madhav
2018-11-05 11:42 ` Kulkarni, Vandita
2018-11-02 13:47 ` ✗ Fi.CI.BAT: failure for drm/i915/icl: dsi enabling (rev5) Patchwork
2018-11-30 14:13 ` [PATCH v10 00/15] drm/i915/icl: dsi enabling Madhav Chauhan
2018-11-30 14:15 ` Chauhan, Madhav
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=7f72bb97-8d54-3b1e-d3e1-35d59e9baf66@intel.com \
--to=madhav.chauhan@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox