Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
To: "Zbigniew Kempczyński" <zbigniew.kempczynski@intel.com>,
	intel-gfx@lists.freedesktop.org
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>,
	Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [Intel-gfx] [PATCH 0/1] Ensure zero alignment on gens < 4
Date: Tue, 23 Nov 2021 09:49:04 +0000	[thread overview]
Message-ID: <82e3fcaf-d676-ea6e-3cc3-ef8ca5d9f176@linux.intel.com> (raw)
In-Reply-To: <20211122191314.47254-1-zbigniew.kempczynski@intel.com>


On 22/11/2021 19:13, Zbigniew Kempczyński wrote:
> In short - we want to enforce alignment == 0 for gen4+ GEM object
> settings.
> 
> Before we merge this we need to inspect all UMD we expect can use
> this. My investigation was narrowed to UMD code:
> 
> 1. IGT
> 2. Mesa
> 3. Media-Driver
> 4. NEO
> 5. libdrm
> 6. xf86-intel-video
> 
> I would like to ask subsystem developers / maintainers to confirm
> my analysis.
> 
> 1. IGT:
>     We've already removed / fixed most of the code where alignment != 0.
>     What left was few multi-card subtests I'm not able to rewrite due
>     to lack of such hw (nv + intel on the board).
> 
> 2. Mesa:
>     gallium/drivers/iris/iris_batch.c,iris_bufmgr.c - it uses softpinning
>     only with alignment handled by allocator, so drm_i915_gem_exec_object2
>     alignment field == 0.
> 
>     drivers/dri/i965/brw_batch.c,brw_screen.c - it uses relocations but
>     it is supported by allocator, there're no direct alignment settings
>     to value != 0.
> 
>     vulcan/anv_batch_chain.c: drm_i915_gem_exec_object2 objects are
>     initialized within anv_execbuf_add_bo() and .alignment field
>     is set to 0 there. There's no other place where I've found vulcan
>     driver touches it both for softpinning / relocations.
> 
> 3. Media-Driver:
>     It contains modified libdrm code and three functions which do
>     allocations, all of them uses mos_gem_bo_alloc_internal():
>     - mos_gem_bo_alloc() - internally uses alignment == 0, that's ok
>     - mos_gem_bo_alloc_tiled() - same as mos_gem_bo_alloc()
>     - mos_gem_bo_alloc_for_render() - this one passes alignment from
>       the caller and it may be != 0. But I haven't found practical
>       usage of this function externally (using mos_bo_alloc_for_render()
>       wrapper).
>     There's another userptr allocation function: mos_bo_alloc_userptr()
>     but it doesn't use alignment.
> 
> 4. NEO:
>     Uses softpinning only with alignment == 0:
>     source/os_interface/linux/drm_buffer_object.cpp:
>     void BufferObject::fillExecObject() has execObject.alignment = 0;
> 
> 5. libdrm:
>     Corresponding functions to Media-Driver:
>     drm_intel_bo_alloc(), drm_intel_bo_alloc_for_render(),
>     drm_intel_bo_alloc_userptr() and drm_intel_bo_alloc_tiled().
>     Alignment field is used in drm_intel_bo_alloc_for_render()
>     so couple not rewritten IGTs may encounter issue here (alignment
>     passed in IGTs which still uses libdrm == 4096).
> 
> 6. xf86-intel-video:
>     src/sna/kgem.c: _kgem_submit() - alignment is set to 0 so this
>     shouldn't be a problem.

You also need to figure out not only what codebase currently uses this, 
but what maybe has an older version in the field which used to, right? 
Otherwise kernel upgrade can break someones old userspace which is not 
allowed. Just raising this for consideration if it isn't already on your 
radar.

Regards,

Tvrtko

> 
> 
> Cc: Petri Latvala <petri.latvala@intel.com>
> Cc: Jason Ekstrand <jason@jlekstrand.net>
> Cc: Dmitry Rogozhkin <dmitry.v.rogozhkin@intel.com>
> Cc: Michal Mrozek <michal.mrozek@intel.com>
> Cc: José Roberto de Souza <jose.souza@intel.com>
> Cc: Chris Wilson <chris@chris-wilson.co.uk>
> Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
> 
> Zbigniew Kempczyński (1):
>    i915/gem/i915_gem_execbuffer: Disallow passing alignment
> 
>   drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c | 11 +++++++++++
>   1 file changed, 11 insertions(+)
> 

  parent reply	other threads:[~2021-11-23  9:49 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-11-22 19:13 [Intel-gfx] [PATCH 0/1] Ensure zero alignment on gens < 4 Zbigniew Kempczyński
2021-11-22 19:13 ` [Intel-gfx] [PATCH 1/1] i915/gem/i915_gem_execbuffer: Disallow passing alignment Zbigniew Kempczyński
2021-11-22 20:26 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Ensure zero alignment on gens < 4 Patchwork
2021-11-23  1:01 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2021-11-23  9:49 ` Tvrtko Ursulin [this message]
2021-11-24  8:04   ` [Intel-gfx] [PATCH 0/1] " Zbigniew Kempczyński
2021-11-24  8:45     ` Tvrtko Ursulin
2021-11-24 18:07       ` Zbigniew Kempczyński
2022-02-08 21:06         ` Robert Beckett

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=82e3fcaf-d676-ea6e-3cc3-ef8ca5d9f176@linux.intel.com \
    --to=tvrtko.ursulin@linux.intel.com \
    --cc=chris@chris-wilson.co.uk \
    --cc=daniel.vetter@ffwll.ch \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=zbigniew.kempczynski@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox