From: Mika Kuoppala <mika.kuoppala@linux.intel.com>
To: Chris Wilson <chris@chris-wilson.co.uk>, intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 1/4] drm/i915: Pin the context as we work on it
Date: Thu, 09 Jan 2020 10:21:05 +0200 [thread overview]
Message-ID: <87v9plf3bi.fsf@gaia.fi.intel.com> (raw)
In-Reply-To: <20200108104539.3422768-1-chris@chris-wilson.co.uk>
Chris Wilson <chris@chris-wilson.co.uk> writes:
> Since we now allow the intel_context_unpin() to run unserialised, we
> risk our operations under the intel_context_lock_pinned() being run as
> the context is unpinned (and thus invalidating our state). We can
> atomically acquire the pin, testing to see if it is pinned in the
> process, thus ensuring that the state remains consistent during the
> course of the whole operation.
>
> Fixes: 841350223816 ("drm/i915/gt: Drop mutex serialisation between context pin/unpin")
> Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Reviewed-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
> ---
> drivers/gpu/drm/i915/gem/i915_gem_context.c | 10 +++++++---
> drivers/gpu/drm/i915/gt/intel_context.h | 7 ++++++-
> drivers/gpu/drm/i915/i915_debugfs.c | 10 ++++------
> drivers/gpu/drm/i915/i915_perf.c | 13 +++++--------
> 4 files changed, 22 insertions(+), 18 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/gem/i915_gem_context.c b/drivers/gpu/drm/i915/gem/i915_gem_context.c
> index 88f6253f5405..a2e57e62af30 100644
> --- a/drivers/gpu/drm/i915/gem/i915_gem_context.c
> +++ b/drivers/gpu/drm/i915/gem/i915_gem_context.c
> @@ -1236,12 +1236,14 @@ gen8_modify_rpcs(struct intel_context *ce, struct intel_sseu sseu)
> * image, or into the registers directory, does not stick). Pristine
> * and idle contexts will be configured on pinning.
> */
> - if (!intel_context_is_pinned(ce))
> + if (!intel_context_pin_if_active(ce))
> return 0;
>
> rq = intel_engine_create_kernel_request(ce->engine);
> - if (IS_ERR(rq))
> - return PTR_ERR(rq);
> + if (IS_ERR(rq)) {
> + ret = PTR_ERR(rq);
> + goto out_unpin;
> + }
>
> /* Serialise with the remote context */
> ret = intel_context_prepare_remote_request(ce, rq);
> @@ -1249,6 +1251,8 @@ gen8_modify_rpcs(struct intel_context *ce, struct intel_sseu sseu)
> ret = gen8_emit_rpcs_config(rq, ce, sseu);
>
> i915_request_add(rq);
> +out_unpin:
> + intel_context_unpin(ce);
> return ret;
> }
>
> diff --git a/drivers/gpu/drm/i915/gt/intel_context.h b/drivers/gpu/drm/i915/gt/intel_context.h
> index 0f5ae4ff3b10..63073ebc6cf1 100644
> --- a/drivers/gpu/drm/i915/gt/intel_context.h
> +++ b/drivers/gpu/drm/i915/gt/intel_context.h
> @@ -76,9 +76,14 @@ static inline void intel_context_unlock_pinned(struct intel_context *ce)
>
> int __intel_context_do_pin(struct intel_context *ce);
>
> +static inline bool intel_context_pin_if_active(struct intel_context *ce)
> +{
> + return atomic_inc_not_zero(&ce->pin_count);
> +}
> +
> static inline int intel_context_pin(struct intel_context *ce)
> {
> - if (likely(atomic_inc_not_zero(&ce->pin_count)))
> + if (likely(intel_context_pin_if_active(ce)))
> return 0;
>
> return __intel_context_do_pin(ce);
> diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
> index 0ac98e39eb75..db184536acef 100644
> --- a/drivers/gpu/drm/i915/i915_debugfs.c
> +++ b/drivers/gpu/drm/i915/i915_debugfs.c
> @@ -321,16 +321,15 @@ static void print_context_stats(struct seq_file *m,
>
> for_each_gem_engine(ce,
> i915_gem_context_lock_engines(ctx), it) {
> - intel_context_lock_pinned(ce);
> - if (intel_context_is_pinned(ce)) {
> + if (intel_context_pin_if_active(ce)) {
> rcu_read_lock();
> if (ce->state)
> per_file_stats(0,
> ce->state->obj, &kstats);
> per_file_stats(0, ce->ring->vma->obj, &kstats);
> rcu_read_unlock();
> + intel_context_unpin(ce);
> }
> - intel_context_unlock_pinned(ce);
> }
> i915_gem_context_unlock_engines(ctx);
>
> @@ -1513,15 +1512,14 @@ static int i915_context_status(struct seq_file *m, void *unused)
>
> for_each_gem_engine(ce,
> i915_gem_context_lock_engines(ctx), it) {
> - intel_context_lock_pinned(ce);
> - if (intel_context_is_pinned(ce)) {
> + if (intel_context_pin_if_active(ce)) {
> seq_printf(m, "%s: ", ce->engine->name);
> if (ce->state)
> describe_obj(m, ce->state->obj);
> describe_ctx_ring(m, ce->ring);
> seq_putc(m, '\n');
> + intel_context_unpin(ce);
> }
> - intel_context_unlock_pinned(ce);
> }
> i915_gem_context_unlock_engines(ctx);
>
> diff --git a/drivers/gpu/drm/i915/i915_perf.c b/drivers/gpu/drm/i915/i915_perf.c
> index 84350c7bc711..c7a7b676f079 100644
> --- a/drivers/gpu/drm/i915/i915_perf.c
> +++ b/drivers/gpu/drm/i915/i915_perf.c
> @@ -2203,17 +2203,14 @@ static int gen8_configure_context(struct i915_gem_context *ctx,
> if (ce->engine->class != RENDER_CLASS)
> continue;
>
> - err = intel_context_lock_pinned(ce);
> - if (err)
> - break;
> + /* Otherwise OA settings will be set upon first use */
> + if (!intel_context_pin_if_active(ce))
> + continue;
>
> flex->value = intel_sseu_make_rpcs(ctx->i915, &ce->sseu);
> + err = gen8_modify_context(ce, flex, count);
>
> - /* Otherwise OA settings will be set upon first use */
> - if (intel_context_is_pinned(ce))
> - err = gen8_modify_context(ce, flex, count);
> -
> - intel_context_unlock_pinned(ce);
> + intel_context_unpin(ce);
> if (err)
> break;
> }
> --
> 2.25.0.rc1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2020-01-09 8:21 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-08 10:45 [Intel-gfx] [PATCH 1/4] drm/i915: Pin the context as we work on it Chris Wilson
2020-01-08 10:45 ` [Intel-gfx] [PATCH 2/4] drm/i915: Replace vma parking with a clock aging algorithm Chris Wilson
2020-01-08 10:45 ` [Intel-gfx] [PATCH 3/4] drm/i915/gt: Always reset the timeslice after a context switch Chris Wilson
2020-01-08 10:45 ` [Intel-gfx] [PATCH 4/4] drm/i915/gt: Yield the timeslice if waiting on a semaphore Chris Wilson
2020-01-08 10:59 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/4] drm/i915: Pin the context as we work on it Patchwork
2020-01-08 11:29 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-01-09 6:11 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2020-01-09 8:21 ` Mika Kuoppala [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87v9plf3bi.fsf@gaia.fi.intel.com \
--to=mika.kuoppala@linux.intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox